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Abstract
The work that is presented in this thesis documents the results obtained from the
pseudo random binary sequence (PRBS) cable testing method which utilises a pseudo
noise (pN) sequence as a test stimulus to localise faults on a transmission line. The
work targets the proof of concept of the PRBS method in a Coaxial cable as well as its
eventual evaluation for fault testing accuracy and performance on a real-world under
ground steel wired armour (SWA) cable. Further, a novel hardware implementation of
the method utilising a Field Programmable Gate Array (FPGA) is presented.
The theory of the PRBS test method relies on the fact that any cable forms a trans
mission line medium which will reflect some of the signal power at points where the
transmission line parameters change. Such discontinuities occur typically at junction
terminals or at points where a fault is present. The auto correlation (ACR) property
of the PRBS test stimulus is used to visualise reflections and their characteristics gen
erated on the transmission line under test through cross correlation of the original se
quence with the response captured from the medium under test.
The evaluation of the method at the Tyndall National Institute utilises standard ofthe-shelf test equipment in combination with a customised correlation software. The
tests have been conducted at the under the National Access Program (NAP144) and it
was found that it was well possible to localise faults on the tested cables. The results
obtained from a 5011 coaxial cable demonstrated clearly the type of the fault introduced
on to the cable, whereas the results obtained from the 4-core SWA cable introduced
a number problems related to the conductor geometrical arrangement in the cable.
Never the less it was found that useful and accurate results could be obtained from the
cable.
An integration of the test setup into a standalone test solution led to the develop
ment of a correlation algorithm utilising a Field Programmable Gate Array (FPGA),
a high speed Analogue to Digital Converter (ADC) and a high speed Digital to Ana111

logue Converter (DAC). The correlation processes in this setup is described using the
Hardware Descriptive Language (HDL) Verilog. The design described in this work is
parameter scalable which provides a trade off between correlation speed and resource
utilisation. The design is validated through comparison between the results previously
obtained at the Tyndall National Institute and results obtained from the designed hard
ware. It was found that the correlator design is well capable of reproducing the results
previously obtained and is thus considered fit for its purpose.
A detailed description of the correlator design is given including a discussion on
the design choices.
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Glossary of Symbols
ACR - Auto Correlation
ADC - Analoge to Digital Converter
CCR - Cross Correlation
chip - PRBS bit time
CSV - Comma Separated Values
DAC - Digital to Analoge Converter
DSO - Digital Storage Oscilloscope
FPGA - Filed Programmable Gate Array
GCD - Greatest Common Divider
HDL - Hardware Descriptive Language
LFSR - Linear Feedback Shift Register
LSB - Least Significant Bit
MSB - Most Significant Bit
MUT - Medium Under Test
PCB - Printed Circuit Board
pN - pseudo Noise
PRBS - Pseudo Random Binary Sequence
SWA - Steel Wired Armor
TDR - Time Domain Reflectometry
VHDL - Very High Speed Integrated Circuit Hardware Description Language
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Chapter 1
Introduction
Sometimes there are things in life that appear to be a random set of occurrences that
have no relation to each other. Other times such a chain of events represent the most
logical thing that might occur, without the slightest indication as to why this might
have happened at this point in time. Such seemingly random situations always have
a counter intuitive occurrence that make such a situation be either the most sensible
thing that could happen, if they occur at the right moment in time, and other times
they are meaningless, because they occur out of tune with our perceived sense of order.
This Thesis is build on the ideas of using Pseudo Random Binary Sequences (PRBS),
which exhibit a number of properties that appear to be completely random, and to
make such sequences blend into the background noise of a system and to cause these
sequences to rise out of the noise floor via correlation techniques.
The underlying idea for this work arose independently from [1] out of the field of
control plant system identification [2], where a PRBS stimulus would be applied to
a system under test. The same methodology has been used on cables to identify the
cable characteristics and to locate and identify possible faults on the line. The work
carried out during this Master Research project was to contribute to the methodology
of using pseudo Noise (pN) sequences to detect the presence of a fault in cables, in par
ticular underground power lines and to locate/identify the type of the fault that has
1

occurred [IJ.The process stimulates a system under test (SUT) using a PRBS and crosscorrelated (CCR) the response signal with the original pN sequence which reveals an
echo system response signature identifying the characteristics from the SUT. As this
technique requires a high processing capability to calculate the result, it was decided
to design a correlation algorithm that is capable of real time processing and delivering
instant results. In order to implement this methodology in a complete integrated de
velopment system, a field programmable gate array (FPGA) dedicated processor core
was developed that allows the cross correlation process to be run smoothly and ef
ficiently. Preliminary tests were successfully carried out during this research project
using a discreet instrumentation platform set-up to implement this method.
The main section of this thesis is on the design and implementation of the dedi
cated Hardware Cross Correlation processor. An in depth analysis of the basic CCR
algorithm is used to derive a process that forms the best compromise between speed
and physical size. It was found that the length of the pN sequence had a great influ
ence on the size of the of the hardware algorithm. Thus a number of alternatives have
been explored. A final conclusion has been reached and a modular design was imple
mented in a real world test set-up. This design was tested against known results and
was found to work well.

1.1

Faults Sources and Their Origin

A fault can be described as a condition where a system has changed in a way that
it will not function as intended by the designer. In the general case a system will
be faulty if a particular characteristic of the system has changed in a way to render
it inoperable. An electric cable is used in general to either convey electric power or
some form of data communication signal. This assumes in most cases that the cable
acts as a intermediary which should not influence the signal or power travelling along
the line. In terms of electric power and electronic signals one can categorise them as

Direct Current (DC) and a Alternating Current (AC). As DC and AC have generally
different areas of application, it can be said that both have different requirements on a
cable which will act as a transmission line for the application signal, but both are still
subject to the same fault sources. In terms of transmission lines and fault sources one
can generally have the following scenarios that apply to power applications as much
as communication signals. For example consider the case where electric power is to be
conveyed. The most basic form of cable acting as transmission line requires a supply
and a return wire. These wires are connected to a power source which supplies the
power to be conveyed. The wires should ideally not consume any power along the
transmission line and deliver the power in full to the load. To fulfil the requirement
to consume no power along the line, it has to be constructed in such a way that the
two wires do not form a load themselves. There are two possible sources of unwanted
loads along the line. If the conduction material in the wire represents a resistance it will
consume power. Also if the conductor wires in the cable are not sufficiently electrically
isolated, a electric leakage current could flow between the conductor and thus consume
power.
A fault in a transmission line can thus be seen as any point along that line that
inhibits or consumes some or all of the power. This is of course based on the idea
that such a cable was designed to not exhibit this behaviour at any point along it.
Considering also the uniform design of a cable and its length, it is generally considered
that a fault is introduced in a specific location along the cable. The source of a localised
fault must be thus part of an external influence which either shorts the conductor in a
cable partially or full or increases the resistance in any or all wires of the cable. Thus
either of two faults is introduced, one which consumes more power than expected
or a second type that reduces the power transfer and thus prohibits the load from
functioning correctly.
A third type of fault occurs if the current that is flowing on one wire is not returning

on the other. This would indicate that a wire in a conductor has sufficient electrical
contact with other conducting material that is not part of that transmission line. Thus
some of the current will find a path back to the source outside the provided power
conductor.

1.2

Finding Faults

There are a number of methods to detect and find these kind of faults. Where by
a general rule of thumb would claim that is is easier to detect a fault than to find
it. Depending on the power that is transferred along a transmission line it is easy
to detect any short circuiting fault as it is always represented by an increase in power
consumption. A simple fuse can, if selected with the correct rating, indicate and protect
from the results of short circuiting faults on a cable or in a load. The best example is
the fuse board in a house installation. The miniature circuit breakers (MCB) will trip a
circuit if the current consumption on that circuit increases beyond the designed rating.
If an MCB trips it, indicates a user error though overloading the circuit or a fault in the
circuit or a connected device. However it is not possible to identify the location of the
source of the fault.
A second fault that is indicated and dealt with through disconnecting the circuits in
a house installation, are the earth leakage faults-where current flows into the system
but returns through a separate ground loop. The earth leakage circuit breaker (ELCB)
(also know as residual current device (RCD)) will detect if any current that flows in
though the live wire is returned through neutral wire. In the case of a current mismatch
it will disconnect the circuit and protect from further damage. A typically source for
these types of faults is water in a junction boxes, human or other contact with a non
isolated or damaged wire in the circuit.
Both types of fault detection that are presented are method, of detecting and pro
tecting. Neither of the methods gives any indication as to the source of the fault nor

its source location. There are some existing methods for the detecting and locating of a
fault on a transmission line. These methods have been proven to work but bring prob
lems and limitations with them. Time Domain Reflectometry (TDR) is one of them and
Ground loop Measurement is another. Both are elaborated on below and a introduction
to their pros and cons are given.

1.2.1

Time Domain Reflectometry

Time Domain Reflectometry is a well known and well studied method that locates
condition in cable that are non ideal and could represent a fault [3]. It is based on the
principles of transmission line theory [4]. The theory states that an electric signal trav
els along a transmission line that is uniform. At any point of change in the uniformity
a mismatch will arise and cause a part of the signal to reflect back to its source. TDR
sends a pulse down a transmission line and monitors the line for any reflections of the
transmitted pulse. Depending on the time that a pulse reflection requires to return to
the source, one can deduce the distance to the point of the reflection source and thus
the distance to a possible fault. The shape of the returning pulse reveals some infor
mation about the nature of the element that caused the reflection. It is thus possible to
determine the possible cause of the fault.
TDR is however a limited method as it relays on the information that a single pulse
returns. The fact that it is a single pulse makes the method susceptible to noise and
requires that the medium under test (MUT) is free from other signals that may dis
guise the pulse. TDR is successfully implemented in professional test equipment and
finds application in testing and measuring high frequency cables. The Rhode und Scharz
R&S®ZVAB-K2 Time Domain (TDR) test equipment for example is a fully integrated
TDR test set-up. The problem with this technology is that it requires a high accuracy
measurement front end to deliver usable results which makes the technology expen
sive and also delicate. The higher the required accuracy the higher the input band-

width and the more precise the integrated pules generator.
Even though it resembles a well designed and well advanced technology, it can be
said that it is not for mass production application. It also does not make it easy to adapt
the system for use on live system that are polluted with noise and other signals.

1.2.2

Ground loop Measurement

The method of ground loop measurements is developed on a concept that works best
for under ground power distribution cables [5]. This method can determine a fault in
a power distribution cable based on the voltage, current and their respective phases.
The method relies on measurements that represent the system immediately before and
after the occurrence of the fault to localise it. The method uses the change of current
and its phase relative to the voltage to evaluate the change in the reflection pattern.
This pattern can be used to reveal the distance to the fault and its nature. A prior
knowledge of the system usage is needed as the loads are variable and may change
over time and thus change the voltage, current and phase continuously.
To my current knowledge this is a relatively new application that is not yet com
mercially available. From the point of view of the method presented in this thesis it
might not be as complicated to implement, but it brings distinct disadvantages. The
ground loop measurement relies on continuous data acquisition of the system under
test and the knowledge of the time that a fault occurred at in order to locate it.

1.2.3

Other Methodologies

Besides the two methods that are presented above there are some other fault location
techniques that are use similar location techniques. A well researched summery from
the 1970's is given by [6].

1.3

Pseudo Random Binaty Sequences

A Pseudo Random Binary Sequence (PRBS), also known as a pseudo noise (pN) se
quence, is a stream of binary ones and zeros that form a completely uniform Gaussian
probability distribution over one cycle length. The pN sequence is however pseudo
random as it is generated using a deterministic process which generates a finite se
quence. Thus any PRBS has no part within a cycle length that will repeat itself, but
each complete cycle is identical to the previous one generated with the same parame
ters.
All pN sequences exhibit some unique properties that make them ideal for a wide
range of engineering applications. This thesis explores the applications of power cable
fault finding and generates a method that will allow near instant fault diagnosis.
The application of the PRBS fault finding method is based on the general principles
that are used for the TDR method. Instead of injecting a single pulse on to a transmis
sion line / power line a PRBS sequence is injected on to the cable and a response of the
pulse train echo is recorded and analysed. The unique Auto Correlation (ACR) prop
erties allow an extraction of any instance of the PRBS sequence that is fully or partially
in sync with the original sequence. A full cross correlation (CCR) of the recorded re
sponse will clearly show any PRBS that is synchronised with the original parent PRBS
that was injected onto the power line under test. A plot of the cross correlated result
will then show clearly the parent PRBS as injected on to the power line and any subse
quent reflection of that PRBS due to any fault on the line.
Another useful property of the PRBS is its Gaussian white noise like frequency
spectrum. The frequency component distribution within a PRBS is from discrete com
ponents that can be approximated by a

function. The general rule of thumb is that

the number of discrete components is proportional to the length of the PRBS. Thus a
long PRBS will appear to be noise for any other signal and or power of the transmission
line. This makes the method well suited to be applied to systems that are "live". The

CCR algorithm will in turn spread any signal content that is in a response recording
into a noise domain and thus suppress its influence of the test.
A detailed discussion is on this PRBS method is given in the next chapter.

1.4

Key Results of the Work Carried Out

The work carried out during this masters work consists of three main parts. The first
part is the evaluation of the PRBS testing method using an experimental test setup that
is able to perform all steps required to gain preliminary results using a discreet test
setup. The test setup was used to evaluate the method using a standard Coaxial cable
to verify the theory on a well controlled medium under test (MUT). The results show
very well that it is feasible to get good test results from the PRBS test method. The test
series then moves on to look at testing a Steel Wired Armour (SWA) cable as a repre
sentation of general power line cables. The test results here show that it is possible to
probe this type of cable too. However it was found that the results are not as clean as
the results from the coaxial cable. Furthermore it was found that the cable introduces
cross talk between the individual conductor in the wire which influences the test re
sults and their accuracy. It was found that symmetric test setup for the SWA cable
produced a better result set then a asymmetric test setup. Overall it was concluded
that the method is fit for the purpose of cable fault finding.
The second part of the work carried out consists of the building of a test system
that is able to generate instant test results. This system has been constructed on a
field programmable gate array (FPGA) platform using separate high speed analogue
to digital converter (ADC) and digital to analogue converter (DAC) chips as analogue
test front end. The hardware correlator system that was constructed uses a number of
different concepts that allow a wide number of configuration options. The options are
designed towards optimization of the system in regards of possessing time verses gate
usage in the FPGA. The system has been fully proven and tested and was found to be
8

fit for work.
The third part of the work carried out consists of the validation of the hardv/are
correlator through repetition of some of the cable test that were conducted in part one.
It was found here that the hardware correlator is well able to perform the PRBS test
method.

1.5 Thesis Outline
This first Chapter 1 in this Thesis gave a introduction to the basics problems of cable
testing and fault location. It briefly discusses the history of fault finding and an intro
duction to the Pseudo Random Binary Sequences method of fault finding was given.
This chapter also included a summary of the results gained during the work carried
out in this project.
The remainder of this Masters thesis is structured into five more chapters. The
chapters follow the logic flow of events as they were conducted during this research
and development work.
Chapter 2 introduces the basic concepts of the methodology investigated in this
research project and give a conceptual understanding of cable characteristics and PRBS
correlation method. The mathematical dependencies of the cross correlation algorithm
and the generation are clearly presented to gain the readers understanding for the
creation hardware correlation algorithm.
Chapter 3 describes the experimental validation of the method of using a Labora
tory set-up for proof of concept of the PRBS test method at the Tyndall Research Insti
tute. This chapter describes the detail of the test set-up that was used during research
and its functional composition. A number of problems that were encountered dur
ing testing are discussed and solutions are presented. The chapter goes than through
the tests that were conducted. The final part of this chapter presented the test results
obtained and finished by concluding these results.

Chapter 4 moves on to the Development of a digital hardware correlation proces
sor. It is clearly shown how the design of the processor is derived from the basic cor
relation algorithm and how it is implemented as a fast algorithm in digital hardware.
The chapter will take the design through a number of validated and test stages dur
ing the implementation of the algorithm using hardware descriptive language (HDL).
The methodology of FPGA programming and the simulation validation process is de
scribed in the chapter. Details are given on the FPGA platform used and how the
enhancement with a digital to analogue converter (DAG) and analogue to digital con
verter (ADC) via there high speed interfacing was achieved.
Chapter 5 will take the hardware correlator repeat some of the tests that have been
conducted during the initial test phase as described in chapter 3 using the new design.
The test results are then compared to the previous results and used to validate the
functionality of the new correlation process.
Chapter 6 summering the work carried out and comments on the useful and prob
lematic aspects of the PRBS fault finding method. Thoughts on the usefulness of the
method and improvements will accompany a discussion on the general findings. A
number of suggested and possible ideas to bring this work forward to a new level will
bring the conclusion to a final end.
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Chapter 2
The PRBS fault finding method
This Chapter will give an introduction to pseudo random binary sequence (PRBS) ap
plication to power line fault finding.

2.1

Introduction to PRBS

A Pseudo Random Binary Sequence (PRBS) is an arrangement of binary ones and ze
ros which qualifies as a PRBS through the method of generation which is non repetitive
within the sequence boundaries. The count of ones and zeros are evenly distributed
over the sequence length and from a Gaussian noise like distribution of occurrence
over one cycle. The properties of PRBS form a unique set of attributes which are es
sential to many fields of engineering. A broad field of wireless applications, such as
spread spectrum and frequency hopping techniques, are based on PRBS and its prop
erties. For example. Universal Mobile Telecommunication Systems (UMTS) employs
Code Division Multiple Access (CDMA) spread spectrum techniques while Bluetooth
employs frequency hopping all of which are based on PRBS. PRBS finds also applica
tions in many encryption techniques. For example the Groupe Special Mobile (GSM)
mobile phone networks, where traffic between the end user and the base station can
be encrypted using a subset of PRBS codes.
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The wide range of applications employing PRBS is not limited to telecommunica
tions and the general idea underpinning this project has found its roots in the field
of system identification. Some of the properties of the PRBS can be exploited using a
cross correlation (CCR) algorithm. For example, a system under test is perturbed with
a PRBS and the CCR algorithm is applied between the response of that system and the
original source sequence. The major advantage of this method for identifying any kind
of system is the noise immunity of the CCR process which admits to the possibility of
using this method on an active system under test.

2.1.1

Generating PRBS

The generation of a PRBS sequence uses a linear feedback shift register (LFSR). The
LFSR consists in general of an ordinary shift register (SR) which feeds the least sig
nificant bit, leaving the SR, back into itself thus causing the register to iterate through
all states, bar one state where the register content is all zero. There are two different
implementations of feedback within the LFSRs, one of which feeds the output bit back
in to a subset of all bit storage locations in the register using bit-wise modulo-2 arith
metic and the other approach which feeds a selection of bit positions back into itself
after a modulo-2 summation process. The first of the two registers settings is generally
referred to as Galois implementation and the second as a Fibonacci implementation.
Figures 2.1 and 2.2 show the implementation of both the Galois and the Fibonacci im
plementations respectively. These feedback registers registers generate a multiple of
sequences of which some qualify as PRBS sequences depending on the feedback con
nections.
The randomness criteria for a PRBS sequence is met when the SR goes through all
possible iterations of binary number states, except all zeros, that such a register can
represent. The state transition sequence will not follow a straight counting pattern,
but will be somewhat predictable through the shifting nature of the register whereby
12
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Figure 2.2: Fibonacci LFSR implementation
the predictability for the Fibonacci register is much greater than for the Galois register
topology [7]. This statement can be easily understood by examining the configuration
of the Fibonacci register in figure 2.2. In this case any bit that enters the SR will travel
linearly and unchanged though the register until it leaves the register as the output bit.
The only semi unpredictable element in this arrangement is the "random" feedback bit.
However since this bit is generated using a logical process it will remain only semi
random. This is different in the Galois implementation where the feedback bit affects
more stages in the LFSR. This arrangement will follow a shift operation independent
of the feedback taps when the output bit is zero and introduce a semi random change
in some bits if the output bit is one.
The actual generation of the sequence type is controlled by the feedback taps se
lected. The feedback taps are mathematically expressed as an m-degree polynomial
given by

g{x) = go-\-g2‘x'^gk = 0 or 1 for k ^
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{m-1) (2.1)

where m denotes the number of stages in the SR and qq and Qm are always equal to
1. Each tap of the generating polynomial g{x) represents mathematically a weighted
order

and can have the values 0 or 1. The length N for a true PRBS is given by

AT = 2"^ - 1.

Further details on the generation of PRBS sequences and the test for their random
ness are omitted as this subject has been discussed at length in the literature available
[8].

2.1.2

Cross Correlation

The cross correlation (CCR) of a PRBS is a processing function which compares two
pN sequences with each other to determine possible coherency between them for all
possible shift offsets between the sequences. The correlation process will calculate an
accumulated product for each shift of the two sequences to determine how similar the
two sequences are with respect to each other.
The correlation of two sequences P{x) of length

= 2”^ — 1 and Q(x) of length

kN V /c = 2,3,4,... can be described mathematically as:
i=N-l

H(x)=

P(i)^Q(x + i)^0<x<{k-l)N

(2.2)

i=0

where H(x) is the resultant array indicating a coherency between P{x) and Q{x)
with the shift x. It should be noted that N represents the length of the P{x) array and
the Q{x) array of length kN fulfils the condition k > 1. This method of quantifying
coherency works best for truly random parent sequences P like a PRBS which has no
repetitive sequence element over its cycle length N. This does not disqualify other
sequences to be used in the process but may impact on the quality of the result. In
relation to a PRBS P{x) the correlation function is referred to as the auto correlation
function when Q(x) = P{x) and under the condition that the values representing the
parent sequence P{x) for logic high and logic low are defined as follows; If value VpH
14

represents a logic high, then VpL represents a logic low such that VpL =

—VpH-

The auto correlation function produces an auto correlation peak which is detailed
below.

2.1.3

Auto Correlation Peak

The PRBS fulfils the requirement of being random in a particular way in that it gener
ates one unique auto correlation (ACR) peak when correlated with itself remitting in a
noise like impulse ACR function. For example, let P{x) in equation 2.2 be a full length
255 chip PRBS and let Q(x) be a continuous stream of that same sequence of length 511
samples or more. Further let both sequences have a value of 1 to represent a logic 'V
and a value of —1 to represent a logic 'O'. The resultant plot H{x) is shown in figure 2.3.
It should be noted that both sequences start in synchronisation. The ACR peak clearly
stands out in the overall plot where as the rest of the plot shows a constant offset value
of —1. A deeper analysis of this function reveals that the ACR peak has a magnitude
proportional to the modulo amplitude values that represent the '1' and '0' of P{x) and
Q{x) and the length of the PRBS or the number of samples that represent it. This is true

if P{x) is an exact multiple of a full cycle of the parent PRBS.
It should be noted that the ACR peak occurs at the beginning of the plot in figure
2.3

and a repetition occurs at the very instance that the sequence starts to repeat itself

at shift X = 255. The ACR peak of this example has thus an amplitude of 255, as the
modulo representation of of the bit values was 1 and the length of the P(x) had a chip
count of 255 chips.

2.2

Transmission Lines

Transmission line theory and the associated analysis of operation is a well established
discipline that is well documented in the literature as part of any basic electronic and
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Figure 2.3: Correlation of PRBS with itself
microwave study. [4, 9,10] Nevertheless a brief introduction to the concept of a trans
mission line, how it can be modelled and how electromagnetic waves travel along the
line is given in the next section.

2.2.1

Transmission Line Theory

A transmission line in electronic terms consist of at least two wires whose purpose
is to transfer an electronic signal or electric power from the transmission source to
the receiving end. The arrangements of the wires carrying power or information is in
most cases uniform which results in a number of characteristics giving a unique set of
properties described in the transmission line theory.
An electric wire is subject to four basic electrical phenomena which are called the
four primary transmission line parameters. An electric wire which carries a current
will generate an electromagnetic (EM) field around itself. This EM field is the inductive
effect that is present in any wire and carries a part of the energy in this signal. Putting
two wires into a parallel configuration is similar to a capacitor which has two plates
in parallel forming an area where opposite electric charges, which attract each other
16

and get trapped because of the high resistance the plates. Furthermore any electric
wire will have a very small but finite series resistance due to the physical size of the
wire. The last property is the leakage through the insulation between two wires. As
there is no such thing as a perfect insulator (other than a vacuum), a slight current
will leak from one conductor to the other, thus introducing very high but finite leakage
resistance. The four parameter form the primary transmission line coefficients: series
inductance "L" and resistance "i?" and shunt capacitance "C" and leakage resistance or
better conductance "G". [4, 9]
All the parameters above will have a number of effects on an electric signal or an
electric current that is flowing in one direction on the wire. Both resistances will con
sume some of the power that is conveyed from one end to the other. An electric signal
travelling in free space will be limited by a finite speed of propagation also known as
the speed of light which is approx. 3 x lO^m/s. This finite speed will change when a
signal is bound to a wire where it will be influenced by the inductance L of the wire,
the series resistance R, the capacitance C and the leakage conductance G between the
wires. All four parameters are dependent on the actual length of the transmission line,
thus they are given on a per unit length basis.
This is a very basic explanation of what is going on in a transmission line. A lot of
work has gone into the mathematical analysis of the transmission line and it's param
eters. The resultant theory tries to capture all aspects of electric field, electric currents,
magnetic field, sources of losses and other aspects of the transmission line as system.
The transmission line telegraph equations take these independent primary param
eters and cast them into the secondary transmission line parameters. The secondary
transmission line parameters consist of the following four characteristic values;
a the attenuation quantifies the reduction in signal amplitude over a given length.
(3 the phase change coefficient quantifies the phase shift over transmission dis

tance.
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• 7 the propagation constant combining a and jS.
• and Zq the characteristic impedance of the transmission line.

2.2.2

A Simple Transmission line Model

A simplified version of a model representing a unit length section of a transmission
line is shown in figure 2.4 below. The circuit diagram depicts a lumped-element trans
mission line model that represents a fixed length section of a transmission line whose
series parts L and R are split into two equal parts. This form of model represents an ap
proximation of a transmission line based on finite unit length sections of the transmis
sion line. Any length of transmission line whose characteristics are given by L Henries
series inductance per unit, R Ohms series resistance per unit, C Farads parallel capac
itance per unit and G Mho leakage conductance per unit length can be modelled by
cascading an appropriate number of lumped-elements. This type of model represents
the basic structure for unidirectional signal propagation on a transmission line with
two conductors. However, it does not allow the easy simulation of reflections on a
transmission line and the visualization of a standing wave pattern.
>——nnrup——VA-------U2

--------VA——^ 0 0 0 ------------ L

R/2
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Figure 2.4: Simple lumped-element transmission line model
The transmission line model as shown in this section is useful for a two conductor
transmission line such as a Coaxial cable, twisted pair or a twin-feeder wire. It is pos
sible to extend the lumped element model for multi conductor wires such as the steel
wired armour (SWA) cable as tested in the next section. However, it is not a trivial mat
ter as inductive cross talk between all conductors has to be take into account. Cross talk
is introduced through inductive and capacitive coupling between all conductors in a
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cable. Determining parameters for the inductive cross talk is not trivial and introduces
complications into the model.

2.2.3

Wave Propagation

The waveform that is introduced onto a transmission line has to travel at a given speed
though that transmission line. The maximum theoretical speed that such a signal can
travel at is the speed of light. The speed is, however, reduced through the interaction of
the signal with the reactive elements L and C of the transmission line. This interaction
reduces the speed of a signal based on it's frequency or it individual frequency de
pendent components. Note that the reactive components

and Xc have a frequency

dependent component such that Xl = ^nfL and Xc = 2;^- A signal will travel with
a given group velocity on any uniform conductor with constant primary transmission
line coefficients. The signal will also disperse as not all frequency components travel
at exactly the same speed of propagation. This implies that a square wave composed
of its fundamental frequency and its harmonic content will loose its squareness as it
travels through a transmission line. The longer the line, the less defined are the square
edges of the signal.
Any change of the primary transmission line parameters in a transmission line will
change the characteristics of that line. The main effects of a change in the primary co
efficients can be observed in a change of the characteristic impedance Zq and a change
in the propagation properties (propagation velocity). Such a point change can be in
troduced through a number of factors on a transmission line; for example through a
change of the physical layout of the line (connection terminals), a load connected to
the line or damage in the line. Such points of change generate a reflection of a signal
travelling on the line as not all power in that signal is conveyed across that boundary.
The amount of energy reflected can be quantified based on the characteristic incident
impedance

before the change and the characteristic continuing impedance Zq^ after
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the change. The reflection coefficient p is given by equation 2.3.

~

-^1

0i

Z02 + Zq^

(2.3)

The reflection occurs at any point of discontinuity in a signal transmission system
including the source and any part along the transmission to the sink (load). It is thus
important for a system to at least appear to have a constant impedance.
In any system that is bound to transfer any kind of signal and/or power it is thus
important to match the transmission path in such a way that the apparent impedance
remains constant. This is possible through matching techniques that use additional
reactive components to compensate for given change in Zq.
The important fact to note is that a signal will reflect at any point of discontinuity
in

Zq.

Since every signal is bound to travel at a given speed on a transmission line it

does not reach its destination instantly. Thus any reflection that may or may not occur
on a transmission line will be offset though a propagation delay and thus return to its
source at twice the propagation delay.

2.3

PRBS As A Test Vehicle For Power Lines

It is possible to deduce a strategy from the theory of transmission line effects and the
ACR property of the PRBS CCR algorithm to probe a cable for faults in its continuity.
It is proposed to transmit a PRBS signal as a test stimulus on a cable under test. The
PRBS travelling on the cable will be exposed to the transmission line parameters and is
shaped by the filtering, dispersion and speed characteristics of that cable while propa
gating. If the cable exhibits any discontinuity of the given parameters, a partial or full
reflection will occur at such point of discontinuity. Despite the shaping and forming of
the PRBS, it will not have changed in its basic form. The spacing of the pulse train will
remain approximately the same for such a reflected signal. There may be less clarity
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in the edge definition of the travelling pulses due to the dispersion but that shall not
matter too much. The fact is that the partially reflected PRBS will arrive with some de
lay time tAi back at the source where it was injected. Capturing the signal at this point
on the line, will result in a combination of transmitted and reflected PRBS pluses. Let
such a signal Q{t) be a sampled series with a sampling rate of | where j is equal to or
greater then the PRBS chip rate.
Cross correlating the captured data train Q(t) with the parent PRBS P{x) expose the
influence of the cable under test to the original PRBS. Cross correlation will produce
a clear ACR peak due to the original injected PRBS contained in the composite signal.
However any reflection echo of the original PRBS will also produce an echo ACR peak
in the CCR signature profile. Such an ACR echo peak and its location will be influenced
by the transmission line characteristics of the cable and more importantly it will be
shifted on the CCR plot with reference to the main ACR peak in accordance with the
round trip travel delay of the reflection generating changes of the cable characteristics.
The PRBS fault analysis theory forms the basis of this thesis. A number of steps
have been undertaken to validate the theory of the method and find a way that will
produce such a test result with a minimum of processing delay. The initial test setup,
as presented in the next chapter, will only generate the captured sample response of
the cable being stimulated with a PRBS signal. In the second part of this thesis a de
tailed analysis of the mathematical evaluation of the cross correlation is given and this
computational process is transformed into a digital hardware module capable of test
signal generating, capturing and cross correlating the fault related sampled data.
An analysis of the cross correlated data as accumulated during this research project
will then conclude the thesis.
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Chapter 3
Evaluation of the PRBS methodology
through cable testing
The testing of cables using the pseudo random binary sequence (PRBS) method is the
key to validation of the work carried out during the masters research. The background
of PRBS and its use in system identification has been well described in previous liter
ature [2] as discussed in chapter 2. To proceed with further development and analysis
of the method, preliminary test results are needed for validation of the method.
The capturing of a comprehensive set of tests results is the focus of this chapter. The
test set-up and the tests conducted are described in detail and possible problems as
sociated with the methodology are explored. The main medium under test (MUT) is a
steel wired armoured (SWA) underground cable which represents the general scenario
of underground power cable networks. A 500m reel of 4-core 1.5mm^ SWA cable has
been used to simulate faults on the conductors by terminating the end of the cable in
various different resistances.
The test results are transferred onto a PC for correlation and further analysis. The
correlation algorithm software was written using Mathworks MATLAB'^'^M-File pro
gramming language. A number of automation functions were created to allow batch
processing and the automatic generation of test result plots.
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The following sections will go through the details of the work carried out and sum
marise some key results.

3.1

Testing

The cross correlation (CCR) algorithm as applied to pN sequences has been described
in the previous chapter. To gain an understanding of the actual method and evaluate
its use in the field of cable fault finding it was necessary to carry out tests that provided
evidence that this method is fit for the purpose intended. These tests were carried out
at the Tyndall National Institute in Cork with the aid of a National Access Program
144 (NAP-144) to gain access to professional lab equipment. The tests were targeted
on coaxial cable and underground steel wired armour (SWA) power cables to test the
feasibility of the methodology. A large number of tests have been conducted on the
two cable types exploring different configurations that mimic different fault types.

3.1.1

Test Objective

The correlation of the PRBS stimulated response signal has found numerous applica
tion in the world of engineering prior to the work carried out in this research project
[11]. It is thus a matter of demonstrating the application of this methodology to cable
fault finding. The series of test carried out have been chosen to mimic a basic fault con
dition that might occur. Variations of the fault condition are repeated over and over to
get a wide spread view of the given problem and show that the theory applies. The
method is applied to the medium under test (MUT) at a single end. Fault conditions
are introduced at the far end of the MUT through a range of resistive terminations. The
termination range is enhanced by measuring the open and short circuit conditions. The
reason for using deterministic terminations as fault representations, is the characteri
sation of the fault scenarios. The characterisation will provide a seamless transition
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between practical test results and well known transmission line theory [4]. Using the
test results to gain knowledge of the fault representations also allows the comparison
of two independent test set-up configurations. This will come in at a later stage when
the dedicated hardware correlator, that was developed, was validated using the results
gained during these tests at Tyndall as reference results.
A second parameter was used to validate the theory against the practical imple
mentation of the method which concerned the length of the MUT. As can be seen later
in the results section, this part will play a major role in the validation of the theory
against the practical implementation.

3.1.2

The Medium Under Test

The main medium under test (MUT) is a Nexans [12] manufactured 500m roll of 4core 1.5mm^ steel wired armoured (SWA) cable. The cable was chosen to represent a
general underground cables as used in urban areas to supply electricity to the locality.
A practical set-up consists of a network of branching cables supplying many houses
from a central stand. The analysis of cable networks is already well studied for the
common TDR method [3] and is thus omitted in the tests carried out. The focus of the
test are on single length cables with no branches or other disruptions. This helps in
generating clean results that can be cross checked against common transmission line
theory.
The physical arrangement of the SWA cable is shown in figure 3.1. It was found that
the core of the cable has a symmetric and uniform alignment of the conducting wires
within the cable. The conductors themself are slightly twisted around the centre of the
cable. The section lengths of the SWA cable that were tested where the full length of
500m on the reel and sections of 400m, 300m, 200m and 100m.
A second MUT used was a SOfl coaxial cable. The test on this cable were carried out
to obtain results that would relate back to TDR theory. The tests were also conducted
24
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Figure 3.1: SWA cable cross section
on two different section lengths of 100m and 350m.

3.1.3

Test setup at Tyndall National Institute

The method of testing via PRBS stimulation and the CCR algorithm can be broken into
a number of steps that can be implemented using standard lab equipment as the test
set-up. As this idea requires different test equipment items it is time consuming, but
it serves the purpose for this research work for concept validation. This kind of set-up
does not, however, represent a commercially viable test methodology.
The lab equipment required for this test set-up has to generate the PRBS for the
MUT, capture the response and then perform the CCR algorithm on that response. The
test set-up at the Tyndall Institute utilised a programmable Pattern Generator to repro
duce and transmit the parent PRBS to the MUT. A digital storage oscilloscope (DSO)
was used to capture the response from the MUT. The CCR process was performed on
the captured data using simple Lab View and MATLAB programs.
The coaxial cable that was tested was a standard 500m drum of 50U cable as used in
wireless communication systems and the SWA cable was a reel of 500m 4-core 1.5mm^
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cable. The interface between the test set-up and the MUT was a short section of coaxial
cable with crocodile clips to interface to the SWA cable and a direct BNC connection for
the coaxial cable. Both cable interfaces connected directly onto a BNC-tee connector on
the DSO. The BNC-tee connector served as point of injection for the stimulating PRBS
and as point of measurement for the response data. A short section of coaxial cable
connected the pattern generator to the injection tee piece on the DSO. A schematic
drawing of the set-up is shown in figure 3.2.
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Figure 3.2: Schematic of Test Set-up at Tyndall National Institute
The CCR algorithm was performed on the correlated data using a Lab View pro
gram that was provided by a Tyndall technician. This program was capable of pro
cessing the comma separated value (.csv) files as stored by the DSO and generated a
graphical plot of the cross correlated response data.
The following section will go into the details of the test set-up, outline test proce
dures and go through various improvements of the original testing method.
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3.1.4

Pattern Generator And Digital Storage Oscilloscope

The Pattern Generator is the initial device in the chain of devices/steps that generates
and transmits a PRBS test pattern onto the MUT. The Agilent 81110A Pulse Pattern
Generator is a flexible source capable of outputting a pre-programmed pattern or se
quence as an electrical pulse train. The Pulse Pattern Generator was set-up for all test
with the following parameters to guarantee uniform results. The output amplitude of
the signal is configurable with a maximum Vp-p of 3.8V. The PRBS signal is preloaded
with a fixed repeat sequence count of 40 unless stated otherwise. The reason for preloading a fixed repeat count is due to a limitation on the 81110A Pattern generator, as
it allows only the repetition of any sequence having a length that divides into a power
of 2. As a PRBS is always of length 2^ — 1, it will never meet this criteria. The pattern
generator is thus programmed to output the pN sequences 40 times by reprogramming
the sequence 40 time without gaps. The trigger button initiates a single run of the pro
grammed multi sequence. The trigger output on pattern generators is used to trigger
the scope on its trigger input. The frequency of the PRBS is set to lOOMHz (10ns pe
riod) unless stated otherwise. The standard pN sequence utilized during the test was
a 1023 chip sequence generated using a generating polynomial of p = [10010000001].
Both the pattern output and trigger output are connected to an Agilent four channel
DSO capable of sampling at 5GSa/s. This advanced scope incorporates a fully featured
PC running Windows XP as a user interface. All traces captured can be stored on the
hard drive of the scope in various formats and taken away using a memory stick or via
a network connection. The data captured during the testing phase was saved as comaseparated values (CSV) file which represents a versatile format that is compatible with
many different programs.
The set-up of the DSO is somewhat complicated to guarantee that the captured
data trace is synchronised for processing by the CCR programs. The data capturing is
set-up manually to keep all test data consistent during a test series. The trigger output
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of the pattern generator is connected to the trigger input of the DSO. The DSO trigger
is set-up to capture a single trigger event. The trigger offset, sampling rate, number
of samples per capture and the amplitude scaling on the vertical axis are manually
entered to place the trigger event at the same sample position in all .csv files in a test
series. Care is taken during the capture set-up to utilise most of the captured samples
for the PRBS response pattern. A small number of zero samples are left at beginning
and end of the trace. A sample trace is shown in figure 3.3. The sampling settings for
the DSO were as follows unless otherwise stated: 500MSa/s, using a trigger offset of
—200/is and a fixed number of 256A: samples.
PRBS response as captured by DSO
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-
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Figure 3.3: Test data as capture using the DSO
An advance on the test set-up was the utilisation of the four channels on the DSO.
The usage of all four channels allowed the sampling of passive wires in the 4-core SWA
cable which generated interesting test results. Capturing the PRBS stimulated core as
well as the passive wires and the steel shield in the SWA cable provided a great insight
into the cross coupling of the signal in the cable. During all tests on the SWA cable one
of the conductors was grounded to provide a return path for the signal, while all other
wires were left floating.
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3.1.5

Software Processing

The software processing of the files provided in the Lab View program was tedious.
It was only possible to process a single captured trace in a .csv file against the parent
PRBS. The parent PRBS was supplied to the program using a .csv file which contains
a capture of the parent PRBS. The parent PRBS capture was generated using the test
set-up without connecting a MUT to the system. To guarantee a clean capture of the
parent PRBS a 50Q termination was connected to the set-up reducing reflections and
other disruptions. The Lab View program offered a facility to save the correlated result
data, but was not automated. Saving the result data as a plot was not possible. This
set-up was useful for spot checking of the results but was not usable for processing
the entire set of results that were created during this testing phase. This lead to the
decision to create a new program that is able to correlate a multi trace capture, create a
plot of the result and save both automatically.
To create a new program that would provide the above features an evaluation of
different programming and scripting languages was conducted. Vital aspects for the
development, programming and debugging environment was the availability of com
ponents such as plotting tools, .csv file support, step by step evaluation through inter
active shell mode and scripting. It was found that MATLAB was readily available as a
student version and had support for all of the above requirements. The possibility to
test equations and functions independently in the MATLAB shell before incorporating
them in the M-File script program made it very suitable for rewriting the correlation
process. The possibility to create a CCR algorithm in a text based programming lan
guage made MATLAB the perfect choice to rewrite the correlator program, rather than
continuing the development of the existing program using the graphical programming
interface Lab View.
The new correlation program had to fulfil a number of requirements in terms of its
functionality with the core function of the correlation algorithm. The correlation func29

tion requires two .csv files as input arguments, one containing a capture of the parent
PRBS and the other containing the raw, unprocessed test data. This correlator imple
mentation also needs some additional information concerning the parent PRBS capture
file. Information such as the PRBS frequency, the number of leading zero chips of the
given PRBS and the number of PRBS repetitions in the file are required for correct pro
cessing. The first step of the program is to find the beginning of the parent PRBS in
the file by locating the first major rise in the input samples values, i.e. detecting the
first logic one in the sequence. Another parameter that needs to be provided by the
user is the the number of leading zeros in the parent PRBS file. The sampling rate is
embedded in the capture file. The number of leading zeros and sampling rate are used
to pad the sequence with the correct number of leading zero samples to determine the
first sample position in the parent PRBS file. Some further checks are applied to con
firm the number of samples per chip, chips per PRBS and the total number of PRBS
repetitions in that parent PRBS file are correct. It was found that a mismatch exists
between the theoretical number of samples in a pN sequence and the actual number
of samples determined in the parent PRBS capture file. This is due to the independent
clock sources of the Pattern Generator and the DSO, even though both devices were
calibrated and certified. The mismatch is determined and has to pass a sanity check
before the program commences with the actual correlation algorithm. Once the sanity
check is passed some assumptions are made regarding the unprocessed test data. Due
to the manual set-up of the DSO it is assumed that the first sample of the response
data is at the same offset index as the first sample of the parent PRBS and all consec
utive samples follow the same mismatch. Thus a corrective actions is applied, for the
sample length mismatch, to the correlation process based on the error detected in the
parent PRBS file. The regeneration of the digital parent PRBS is needed for the cor
relation process is done using an average of the parent PRBS samples as the voltage
threshold to determine if the parent PRBS represents a logic '0' or a logic 'V. The CCR
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algorithm is now applied to unprocessed raw data. The user has the chance to supply
the information of a particular continuous subset of pN cycles to be processed. In the
event that the supplied subset is exceeds the number of pN cycles in the test data file
it is reported and truncated to fit the captured data.
The CCR results are stored into an array that holds the result of each repeat pN cycle
independently. As a final step an average array of all correlation cycles is generated
and plotted. Both, the result arrays and the plot, are saved in MATLAB format into two
files. The file names are automatically composed of the file name of raw captured data
and are extended with the number of cycles that were used to generate the correlated
result.
Further development of the correlation program incorporates the detection of the
number of captured response traces in a raw data file (no. of channels captured by
the DSO), the correlation of all traces and the generation of a single plot showing all
CCR result traces. A sample plot is shown in figure 3.15 on page 52. As before, all
data is saved in two files, with one containing the plot an another the correlated data.
The MATLAB correlation program has reached a point of major advantage over the
original Lab View program as comparison between active and passive activity on the
SWA cable was shown on a single graph by default.
Further development of the correlation program from here on was the addition of a
batch processing facility and selective batch plotting. The batch processing function as
sumes that all .CSV files in a directory are from the same test batch and require the same
parent PRBS file for processing. The script examines the content of a directory and if it
finds

.CSV

files, it will look for one .csv file that contains "PRBS" in the file name. It will

then attempt to correlate these files by applying the necessary user supplied parame
ters. An additional development to the batch processing is the 'correlation done' check,
which skips .csv files which have been previously processed with the given number of
correlation cycles. This saves correlation time in the event that a batch process was
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interrupted and had to be restarted.
The selective batch plotting tool was written to summarise CCR result data in sin
gle combined plots. To achieve maximum flexibility and best results two strings are
passed to this plotting program. The first string contains the path to a directory and
the second string contains a file name identifier. This identifier allows a sub selection
of files from a test series. If the identifier is contained in the file name, it is included
in a plot. A final parameter specifies which trace from a multi trace result file is plot
ted. This plotting tool revealed a problem across multiple result traces where slight
offset errors between the result traces was present. It is believed that these offsets are
due to the timing mismatches of the different result traces in the DSO. To improve
graphical representation of the results, an offset removing function was introduced to
the plotting tool. A second presentational and visual improvement to the results was
achieved by introducing a sliding average function to smoothen 'noisy' traces. The
programming effort was well worth the time and helped creating plots that made fault
parameter evaluation an easier task.

3.2

Test Scenarios

The test scenarios were developed as experimental testing was ongoing. This section
will summarise the tests that were conducted on both the coaxial cable and the SWA
cable during the experimental testing stage. As mentioned before all tests focused on
the understanding of the functionality of the CCR test method and the agreement of
extracted estimates with transmission line theory. Thus all tests carried out, examine
the output of the PRBS test methodology via termination impedance's on the MUT
only. No actual faults or breakages were introduced onto the cable. The termination
impedance's that where applied are purely resistive and range from a open circuit to
closed circuit scenario in appropriate steps. All test have been conducted using the test
set-up described in section 3.1.4 above.
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An important part of the tests was the repetition of a test description for a cable
type applied to different lengths of that cable. The length of the cable was changed by
cutting and rejoining the available 500m reels of both the coaxial cable and the SWA
appropriately. All test have been conducted using at least two different section lengths
of the cable reels. The cables have been cut into subsections which were then rejoined
to gain a larger number of subsection lengths. The SWA cable sections were rejoined
using crimp connections for the individual cores. The steel armour was joined through
hooking the wire armour ends together. For the coaxial cable rejoining was easy and
nearly faultless through the usage of standard BNC connectors and joining pieces. The
number of test scenarios for the coaxial cable was very limited compared to those of
the SWA cable.
Test parameters that influenced the general test scenarios included fine stepping of
the termination resistance to find the characteristics impedance Zq of the cable and de
duce the reflection coefficient p as described by transmission line theory. The change in
cable length was used to investigate the propagation delay as much as the attenuation
coefficient a as described in transmission line theory.
Further test parameters that were investigated are the behaviour of different length
PRBS and the influence of multiple PRBS cycle repetition and their effect on the cor
related results. The effect of changing the PRBS chip frequency and the sample rate
was also investigated to gain an insight into the accuracy of the method and exposed
a number of effects that influenced the results.
A detailed set of tests carried out on the coaxial cable and the SWA cable is given in
the following sub section.

3.2.1

The Coaxial Cable Under Test

A coaxial cable is composed of a uniform centre conductor embedded in a uniform
dielectric which is surrounded by an outer shield typically constructed using a cop-
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per wire mash and a conducting foil. An outer dielectric physically protects the cable
and provides physical strength. The uniformity provides constant and controlled elec
trical properties that will help the experimentation and validation of the PRBS testing
methodology. As described in chapter 2, it is expected to see a reflected wave travelling
on the co-axial cable MUT. The uniformity of the coax cable should show exactly that in
the experimental test results. The tests that were conducted on the coaxial cable relied
on a number of termination impedance's, as shown below, to investigate the reflection
property of the cable. • Short Circuit (SC), • lOH, • 200, • 300, • 390, • 470, • 510,
• 620, • 680, • 820, • 910, • lOOO, • 2000, • 3000, • 6200, • Open Circuit (OC). The
two cable lengths that were tested have been terminated the listed impedance's above.
The lengths of coaxial cables that were tested are: • 100m and • 350m. Testing different
cable lengths shows the attenuation of the travelling signal which validates the PRBS
method for transmission line evaluation. A number of plots have been prepared in fig
ure: 3.10. The captured test data was generated by stimulating the coaxial cable with
40 cycles of 1023 chip pN sequence. The correlation plots shows 38 of these correlated
cycles summed up to reduce noise and amplify the response amplitude. A discussion
on the results is presented in section 3.3.1.1.

3.2.2

The SWA Cable Under Test

The test conducted on the SWA cable have evolved during testing to a quiet complex
test pattern. Initial tests treated the cable as bundle of four independent conductors.
These initial tests assumed that any two wires form an independent signal path (signal
and ground return) and were used to investigate if the correlation process would yield
any useful results.
The SWA cable was tested using the same termination style methodology as the
coaxial cable. However, a slight modification to the resistive termination range was
made to adapt the tests to

Zq

of the SWA cable. The different cable length tested for the
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SWA cable utilised at first the full uncut 500m cable reel. Once satisfying results had
been acquired a 100m section was cut off the cable. Thus all tests were repeated on the
resulting 400m section and 100m sections of the SWA cable. A second cut was made
taking another 100m of the remaining 4007n reel. The two 100m section where then
joined into a 200m section, leaving a 200m and a 300m section for testing. It should be
noted that during testing more and more test scenarios were developed for the SWA
cable and thus not all test have been conducted using the full 500m reel.
To understand the evolution of the tests carried out on the SWA cable a test plot
for an OC and SC termination of a 300m section of cable is shown in figure 3.4. The
first impression of this plot shows clearly that the cable responds similar to the coaxial
cable. Only when examining the response closely as shown in figure 3.6a it can be
seen that the response is not as "clean" as the coaxial cable. The actual reflected ACR
response peak is preceded by some small oscillations.
300m SWA cable terminated in open and close circuit

Figure 3.4: Example of 300m SWA cable response for open and short circuit termination
A series of tests were conducted to investigate these small oscillation. This test
series consisted of checking all possible combinations of conductor pairs in the ca
ble using OC and SC terminations on the stimulated pairs. As seen in figure 3.1 all
wires in the cable are arranged symmetrically. The wires with the colours Gray-Blue,
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Figure 3.5: SWA cable Pairs as referred to during testing
Blue-Brown, Brown-Black and Black-Gray form adjacent pairs and the wires with the
colours Black-Blue and Gray-Brown form diagonal pairs as illustrated in figure 3.5. It
was found that both diagonal pairs, when tested, resulted in identical CCR profiles.
The same results were obtained for the four adjacent pairs. A set of open circuit and
short circuit tests for a diagonal and adjacent pairs are shown in figures 3.6a and 3.6b.
It is clearly shown that the two arrangements have different oscillations preceding the
main reflection CCR response peak.
Response of 300m SWA cable stimulated on CKagonal
nal pair
Response ofSOOm SWA Cable stimulated on Adjacent Pair

(a) Stimulated Diagonal Pair

(b) Stimulated Adjacent Pair

Figure 3.6: SWA cable stimulated on different pair types,
terminated with open and short circuit
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This simple result lead to the conclusion that significant cross coupling of the test
signal between all wires in the cable was occurring. It was decided to investigate this
effect by monitoring all wires using the spare channels of the oscilloscope and applying
the CCR algorithm to these 'passive' response captures also. Later on during testing
this included the monitoring of the steel shielding as well. Thus all conductors in
the SWA cable where connected to the test set-up using the space DSO channels for
data capture. Using this specific test set-up a terminology was developed whereby
the wire that the parent PRBS test signal was injected onto is considered to be the
active wire (any one channel on DSO). A second conductor is connected to ground
(GND) as signal return. These two wires form the signal path and are required for
any test. The remaining three conductors, mostly two wires and the SWA shield, are
connected to remaining channels of the DSO. These signal paths are called passive
wires even though correlation results were obtained for them. The GND return wire is
also common to all passive wires in the cable.
The variety of test series was conducted which have a deterministic character cap
turing different aspects of the cable properties. A summery of all tests is provided in
table 3.1 below. The main aim of these tests was to prove that the results generally con
form to the transmission line theory. However as explained earlier it became quickly
apparent that the results are not as straight forward as the ones for the coaxial cable
test. Cross talk between conductors influenced the results and it was apparent that an
investigation of this phenomena was necessary. These tests investigated the change
of the oscillation prior to the main CCR response peak. It was assumed that the two
passive conductors in the wire were causing these oscillations through their own, nor
mally open, termination condition. Hence tests were designed and implemented that
investigated all possible combinations of OC, SC and lOOD terminations on the two
passive wires for adjacent stimulated test pairs. For the diagonal stimulated pairs it
was assumed that the two passive wires in the core have a symmetric effect on the test
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results. Thus a reduced test series was formed whereby both passive wires have the
same termination. The possible terminations on passive wires that were investigated
involved terminating them on both the source and the the sink end of the wire. Care
was takes that most corner scenarios were captured. However not all possible test sce
narios where created. Besides these investigations it was of importance to investigate
the behaviour of the frequency response of the signal on the MUT. Thus tests were con
ducted that relate sampling frequency, PRBS chip rate and PRBS length to the accuracy
and limitation of the method.

Test Ref Test Purpose
erence

Description

Initial test using two arbitrary conductors in the SWA cable
A.l
Initial feasibility test Stimulating two cores of 500m SWA, expected to
see CCR response, conducted using multiple ter
minations (OC, resistive range, SC).
A.2
Stimulate two cores, use a narrow band of resis
Search for
tors around Zq, resistances used 95D, 98D, 99D,
lOOn, lion and 150n, repeated each resistors
twice for search accuracy of Zq.
Exploration of diagonal and adjacent cores and the influence of the passive
wires
B.l
Comparing adjacent Testing 7 pair combinations using OC, 9in and
and diagonal wires
SC terminations, two diagonal pair, four adja
cent pair unidirectional and one adjacent pair
with signal and GND swapped.
B.2
Termination on pas Terminating the active wire with OC, lOOQ and
sive wires, stimulat SC, terminating passive wires with lOOD or OC
ing adjacent pair
in all combination: adjacent to signal, diagonal
to signal and both passives wires at source end,
termination end and both ends.
B.3
Advancing B.2 dif Terminating active wire with OC, lOOD and SC,
ferent termination on terminating passive wire adjacent to signal with
passive and active
OC, looa SC.
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Test Ref Test Purpose
erence

Description

B.4

Terminating passive As this set-up is symmetric, both passive wires
wires, stimulating di are terminated the same, all nine combinations
agonal pair
of passive and active wire using OC, lOOD and
SC are tested.
B.5
Deeper analysis
This test adds the monitoring of the passive
wires. A fixed wire is used as ground return
(blue), test terminate all wires with subset of
combination using OC, lOOD, SOD SC with stim
ulation is applied to the other wires in turn.
Testing the influence of the PRBS chip rate
C.l
Changing the PRBS A diagonal pair is stimulated using OC termina
chip rate
tion on all wires. The RPBS chip rate is increased
to llOMHz and 125MHz. The sampling rate re
mains constant at 500MSa/s. Test is repeated 4
times each.
Length variation on the cable
D.l
Testing 400m
This tests collects OC and SC data by stimulating
a diagonal or adjacent pair.
D.2
Treated as five con Investigation of a number of cross termination
ductor wire (400m)
including the steel armour as passive conductor
or ground return using a 4095 chip PRBS. For all
tests, terminate the wires with all combinations
of OC and SC, steel wire is not terminated if pas
sive. Stimulation is done on a adjacent core pair
and a diagonal core pair and a core with the steel
armour as ground return.
D.3
Open circuit and Using one wire as dedicated ground (blue) and
short circuit test on stimulating in 6 tests the remaining three wire
100m, 300m and each terminated in OC and SC for attenuation
400m
measurement.
D.4
Repetition of B.3 & This repetition is done to prove continuity of the
B.4 using 100m and method and see if the previous results are iden
400m
tical for different length of wires.
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Test Ref

Description

Test Purpose

erence
Miscellaneous Tests
E.l

Coaxial cable equiva

This test combines all four core wires into a sin

lent 100m and 300m

gle conductor through shorting them on both
source side and termination side.

The steel

shielding is used as ground return path. A set of
termination ranging from OC, 620D to lOD and
SC is applied between the combined wires and
the steel return path on the far end of the cable.
Table 3.1: SWA cable test summery
Note: two paper were published on the results of this section:
(i) "A Novel Correlation Tester for Multicore Power Cable fault Finding and Identifica
tion using Pseudonoise Sequences", UNIVERSITY POWER ENGINEERING CONFER
ENCE (UPEC) 2009 Glasgow, Scotland [13];
(ii) "A Novel Fault Finding and Identification Strategy using Pseudo random Binary
Sequences for Multicore Power Cable Troubleshooting", IEEE-INDUSTRIAL ELEC
TRONICS CONFERENCE (lECON) 2009 Porto, Portugal [14].

3.3

Test Results

It was found that in general all test results were accurate. All results accurately reflect
the length of the cable under test provided that the termination impedance at the end
of the cable is not equal to Zq. The attenuation of the parent PRBS test signal can also
be observed very well when the OC or SC results for different cable lengths are plotted.
It was also possible to relate PRBS chip rate and sampling frequency to the accuracy of
resolution at which the distance to the termination impedance could be determined.
All correlated result CCR plots show an initial ACR spike which is followed some
time later by a response spike provided that the test signal encountered a termination
mismatch with respect to

Zq.

This research work considers the reflection spike profile
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of the cable termination as a fault signature as it indicates the type of discontinuity
with respect to Zq. The location on the wire where this fault signature is manifested
can be determined if the speed of propagation of the test signal on the wire is known.
Thus it is possible to locate a fault with relatively good accuracy based on the test sig
nal chip (PRBS bit time) rate of lOOMHz. However it should be noted that the wide
frequency spectrum of the PRBS test signal is influenced through filtering by the trans
mission line frequency dependent component on the MUT. The correlation property of
the CCR method as a consequence encodes the transmission line parameters into the
fault response.
It will be shown in the analysis section below that the results obtained from the
MUTs provide a large amount of information both about the MUT line parameters
and the fault condition present. This analysis shows that the general test set-up is
functional by feasible and thus proves the way for the development of a dedicated
hardware correlator.

3.3.1

Analysis

An analysis of the important results obtained during the testing phase is given below.
A detailed analysis of all results is omitted as not all aspects were fully investigated
due to the time available for this project. The results for the coaxial cable show the
basic features of the method which relate the results back to transmission line theory.
It will also show the limitations of the test method and provide a basic analysis of the
accuracy of the results.
The CCR results for the SWA cable will illustrates the problems associated with
multiple core cable testing. These results will reference the results on the coaxial ca
ble and introduce a number of observations concerning the problems that SWA cable
testing introduces.
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3.3.1.1

Coaxial Cable Results

Coaxial cable testing produced 'clean' results that match the theory well. Thus only a
few test were conducted for the coaxial cables in comparison to the SWA cable. Con
necting various lengths of coaxial cables to the test set-up produced a 'clean' correlated
plot which compared favourably with the theory. The plots in figure 3.7 summarize the
main results based on the lOOMHz PRBS test signal with 1023 chips and sampling at
500MHz. Each result is captured over 40 consecutive correlation cycles and shows 38
of these cycles correlated and summed up in the CCR response profile.
Correlation Plot

Correlation Plot

(a) Full Length

(b) Zoom of CCR Reflection Fault

Figure 3.7: 100m Coaxial Cable Terminated with a number of resistive impedances
Correlation Plot

Correlation Plot
2.5

1.5

E
<
0.5

(a) Full Length

(b) Zoom of CCR Reflection Fault

Figure 3.8: 350m Coaxial Cable Terminated with a number of resistive impedances
Figure 3.7a shows a number of termination responses for a 100m section of the
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coaxial cable. The full list of termination impedances stated in section 3.2.1 is shown
in this plot. Figure 3.7b shows the termination impedance response details for each
tested termination impedance on the 100m coaxial cable section. Each trace represents
the CCR response for a particular termination impedance on the wire. The first thing
that should be noted is that all response peaks occur with the same time displacement
with respect to the ACR peak. These results show clearly that it is possible to determine
the distance to a fault in a wire based on the propagation velocity of the test signal. A
closer analysis of the reflection peaks show that they are proportional according to
the termination impedance and can be used to determine the reflection coefficient p
and thus the voltage standing wave ration (VSWR) introduced on the cable by the
mismatch with Zq at this point along the line. The value of p can be extracted from
the plot using the proportional difference between the OC peak and the amplitude
of the trace for Zt > Zq and using the SC peak for Zt < Zq where the termination
impedance is represented by Zt- This approach treats the open circuit and short circuit
conditions as representation of p equal to — 1 and 1 respectively. A numerical extraction
of these values is done using the ratios presented in figure 3.7 and plotted against the
theoretical VSWR values in figure 3.9a. The theoretical values are calculated using the
formula VSWR ^

where Zq = 50Q and Zl = Zt for the resistive termination as

applied to the cable under test. This test was also repeatable using a 350m section of
coaxial cable as shown in figure 3.9b. It can be seen that both plots in figure 3.9 show
excellent agreement between theoretical and practical values were determined.
From the two plots in figure 3.9 it can be seen that the VSWR can be repeatedly
measured with accuracy using the PRBS test method. For 'in test' estimation of the
VSWR from the PRBS test method it is necessary to have prior knowledge of the OC
and or SC condition for a given fault location (distance). This knowledge can be ob
tained through estimating of the OC and SC peak amplitude at the given fault distance.
Such estimation can be done if the signal attenuation of the MUT is known. Figure 3.10
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VSWR Plot (350m)

VSWR Plot (100m)

^

10

(b) 350m Section

Figure 3.9: Theoretical and Measured VSWR ofbOQ coaxial cable
shows a plot of OC and SC terminations for two different lengths of coaxial cables. It
can be seen that an exponential decay of fault CCR peak amplitude versus distance is
present. A closer analysis of this test can provide real life values for the attenuation
coefficient a as described in transmission line theory. An exact analysis and numerical
extraction of a value for a has been omitted due to time limitation. However a brief at
tempt was made that indicated that an exact extraction requires extreme care. A more
detailed plot is given for the SWA cable in the next section.
Coaxial Cable Correlation Plot

a,

B

0123456789
Time (s)

10
x 10“®

Figure 3.10: Open and Short Circuit Terminations for 100m and 350m section of Coaxial
cable
The attenuation plot in figure 3.10 shows also the link between propagation time
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and cable length. The plot shows very well that the round trip propagation delay for
the 100m section is 1/is and for the 350m section is 3.5/is. Thus a proportional relation
ship seems to exists between propagation delay and the tested cable section length. A
second plot will be shown later with similar results for five different section lengths of
the tested SWA cable which support this statement.
Relating the distance of the fault termination and accuracy to the CRR plot can be
shown as follows. The propagation velocity of the signal on the wire is Vp(m/s). A
PRBS chip lasts for a time tc(s) giving a distance of d(m) = Vp{m/s) x tc{s) that the
signal travels d{m.) over the chip duration. It was determined for the coaxial cable
that the speed of propagation is 2 • 10®(m/s). The chip frequency used for testing was
lOOMHz resulting in a chip rate of lO(ns). Thus the fault distance could be calculated
to an accuracy of 2 • 10®(m/s) x 10 • 10~9(s) = 2(m). This accuracy is improved by a
factor of 2x, due to the fact that the signal has to travel to the fault location and back,
i.e. if a fault is present at 100m on the wire then it will be picked up at a distance of
200m as the test signal has to travel to the fault and back. Hence an apparent speed of
propagation of ^(m/s) can be used to calculate the distance accuracy resulting in an
accuracy of-----

^“2

---------- ~ l(mj.

Further improvements on the fault distance accuracy can be achieved through the
introduction of oversampling, as is done in the lab test set-up through the DSO data
capture rate. The lOOMHz PRBS signal is sampled at bOOMSa/s. This 'virtual sampling
rate' increases the number of PRBS chips by a factor of 5, thus increasing the accuracy
by a 'virtual' factor of 5. However, there are a number of shortfalls associated with
this improvement that reduce its effect to special cases where a trade-off is acceptable.
The reason for this is the pulse spreading that occurs if PRBS chip fraction samples
are introduced into the correlation process. Consider the correlation of a 7 chip PRBS
sequence. The ACR peak will be represented with an amplitude of 7, while the other
shifted values are represented by —1. Repeat the correlation process and double all
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samples, such that a total of 14 are correlated with each other. The ACR peak will
double its amplitude to 14, while all other CCR samples will be at —2 except the CCR
sample before and after the ACR peak which will be at 6 =

• Therefore there

is spreading of the ACR pulse. This spreading will also occur for any reflection of the
parent PRBS and thus "smear the result". It is however fortunate that the peak will still
occur in the same place.
A test series has been conducted on the coaxial cable that show results for oversam
pling to illustrate the problem. Figure 3.11 shows a 350m section of the coaxial cable
terminated in a SC which is stimulated with a 1023 chip PRBS. The PRBS frequency
has been varied using a number of frequencies ranging from IMHz to lOOMlIz. The
sampling frequency remains constant at 500A<fS'a/s, thus creating an oversampling of
up to SOOS'a/c/izp at IMHz PRBS test frequency. It can be seen that the fault response
pulse widens significantly at the base, a very slight shift can be observed in the fault
response peak of the pulse.
350771 Coaxial Cable Correlation Plot using diffrent PRBS chip rates

(a) Full Plot

350m Coaxial Cable Correlation Plot using diffrent PRBS chip rates

(b) Zoomed to lOOMHz PRBS CCR

Figure 3.11: 350m Coaxial Cable Tested with varying PRBS frequencies

3.3.1.2

The possible maximum length of the MUT

An observer of the CCR results plots will notice that each plot starts and ends in an
ACR peak. This is due to the alignment of the CCR plot such that the peak of the ACR
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is held in the first sample location for reference measurement of the fault distance.
For a lOOMHz PRBS oversampled at ^OOMSA/s a spreading of the ACR peak of ±5
samples on either side is introduced into the results. Thus all samples preceding the
ACR peak will roll to the end of the plot. This infers a natural length limit for the MUT
that can be tested with a test setup based on the speed of propagation, the number of
PRBS chips and the chip rate.

Irnaxim)

= N(chips)

X

tc{s)

X

Vp(m/s)

(3.1)

Thus a practical limit is placed on the length of the MUT. However, if the MUT is
longer than lmax> h can happen that a fault that is further away from the source than
Imax will show on the plot provided a number of continuously repeating PRBS cycles

are correlated and summed up. This is a form of aliasing which can removed through
two possible methods. As Vp is constant for a given MUT, one can only tweak the PRBS
chip count N or the chip time tc. Increasing the chip time will also result in a loss
of resolution while increasing the chip count will result in an exponential increase in
processing time. This is a trade off that one has to consider and that could be dealt
with if the results from multiple setups are cross referenced. For example, a cable of
length X has a

Vp

oi y such that a 1023 chip PRBS at lOMHz will pick up the entire

cable length. Let this cable exhibit a fault at a distance such that a 20MHz PRBS of
the same length will not pick-up that fault up in a single correlation cycle. However a
number of cycles correlated and summed up will show a aliased version of that fault
at a better resolution than the PRBS transmitted at lOMHz. Thus a rough location can
be determined using the full capture which can be improved by evaluating an aliased
location at a higher resolution.
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3.3.1.3

SWA Cable Results

The tests on the SWA cable have quickly shown that the cable has two distinct modes of
test. The diagonal mode and the adjacent mode (as shown in figure 3.5) are considered
in this results section. The two modes of operation take account of the 4-conductors
cores in the SWA cable. It was found that the steel armour has only a minor influence
on the test results and will not affect the results presented here.
The general results from the SWA cable are very similar to the results from the
coax cable. A general summary is presented in figures 3.12 and 3.13 based on results
obtained from a diagonal cable pair. Figure 3.12 shows an example of a 500m SWA sec
tion stimulated diagonal pair which was terminated in a number of different resistive
impedances. Figure 3.13 shows five different SWA sections stimulated on a diagonal
pair and terminated in OC and SC connections.
Correlation Plot (500m)

Correlation Plot (500m)

8.5

(a) Full Length

9
xlO-

(b) Zoomed ofCCR Fault Reflection

Figure 3.12: Termination Test on 500m SWA Cable (Diagonal)
The two result plots are very similar to the equivalent coaxial cable tests. The key
differences are the characteristic impedance Zq ^ lOOH, the propagation velocity Vp ~
1.66 • 10®(m/s), the amount of noise present in the CCR plot and the attenuation factor
of the fault response.
The SWA is a general power distribution cable designed to convey electric power
from A to B. The manufacturer of the cable does not specify any of the transmission
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Figure 3.13: Attenuation on SWA cable,
Open and Short Circuit Plot for 100m, 200m, 300m, 400m and 500m Sections (Diagonal)
line parameters for such a cable as they are in general not required for an installa
tion at 50Hz operation. Information that is supplied by the manufacturer include the
cross section area, maximum voltage rating, insulation type, operation temperature
and some other values. The values required for transmission line theory such as unit
length capacitance, inductance, resistance and leakage susceptance are not given. An
attempt was made to measure these values using high precision lab equipment. The
results are summarised in table 3.2 below. However it was found that these values var
ied too much when using different frequencies ranges to measure them in a repeatable
manner. The values shown in table 3.2 represent a DC resistance measurement, C-S
and L-R measurements at a 50Hz AC setting. It can be seen that the L-R measure
ments per unit length as calculated from 100m and 400m sections vary significantly.
The results for higher measurement frequencies are omitted as they did not relate well
to each other. Thus it was decided to omit any speculation on the transmission line pa
rameters that could be extracted from these results and to focus the available time on
other tasks. Hence Zq was not verified against the theoretical values according to the
transmission line parameters. However Zq for the SWA cable was confirmed experi
mentally using he PRBS-CCR test method via a fine tuned set of resistive termination
between 9011 and HOD. These tests confirmed that Zq ~ lOOD must be true.

49

Cable Length
100m
100m
400m
400m
Conductor(s)
per 10m section
Full length
Resistance (Rg)
Blue
1.192940
4.76320
119.290mO
128.462mO
Black
118.288mO
4.72500
121.189mO
1.183910
Brown
1.182180
118.134mO
4.71510
122.113mO
1.190860
Gray
4.76460
119.075mO
128.285mO
SWA
0.851300
85.257mO
3.45710
86.626mO
Capacitance and Succeptance (C and S) measured at 1.5V, 50Hz
Black-Blue
6.11134nF 0.00862uS 26.2330nF 0.05876uS 611.134pF
862pS
655.825pF
1.469nS
Gray-Brown
6.07419nF 0.01239uS 26.1767nF 0.05844uS 607.419pF
1.236nS
654.417pF
1.461nS
7.00895nF 0.01012uS 29.7807nF 0.05558uS 700.895pF
1.012nS
Black-Gray
744.517pF
1.389nS
Gray-Blue
7.01248nF 0.00836uS 29.7891nF 0.05428uS 701.248pF
836pS
744.727pF
1.357nS
Blue-Brown
7.00190nF 0.01005uS 29.6962nF 0.05562uS 700.190pF
1.005nS
742.405pF
1.391nS
1.030nS
746.960pF
Brown-Black 7.06140nF 0.01030uS 29.8784nF 0.05433uS 706.140pF
1.358nS
SWA-Black
11.7337nF 0.03651uS 47.5021nF 0.14260uS 1.17337nF
3.651nS
1.18755nF
3.565nS
SWA-Blue
11.6381nF 0.03623uS 47.2654nF 0.13810uS 1.16381nF
3.623nS
1.18163nF
3.453nS
SWA-Brown
11.6065nF 0.03444uS 47.3920nF 0.14081uS 1.16065nF
3.444nS
1.1848nF
3.520nS
SWA-Cray
11.6190nF 0.03372uS 47.2085nF 0.13531uS 1.16190nF
3.372nS
1.18021nF
3.383nS
Inductance and Series Resistance {L and R^) measured at 1.5V, 50Hz
Blue
2.16123mH 1.274620 24.7157mH 5.262740 215.123uH 127.462m 617.893uH 131.569mO
Black
2.14426mH 1.211890 24.6992mH 4.409600 214.426uH 121.189m 617.480uH 110.240mO
Brown
2.07374mH 1.221130 25.5742mH 4.890870 207.374uH 122.113m 639.355uH 122.272mO
Gray
2.07543mH 1.282850 24.8445mH 5.635780 207.543uH 128.285m 621.113uH 140.895mO
SWR
2.11643mH 0.842980 26.5450mH 4.430520 211.643uH 84.298m 663.625uH 110.763mO

Table 3.2: haracteristic value for SWA cables as measured on 100m and 400m section
The noise content in the SWA CCR plots can be clearly seen. It strongest point is at
the source immediately after the ACR spike. The plot in figure 3.12 also shows that the
noise does not die down fully throughout the CCR profile result. Detailed CCR graphs
have shown that the noise pattern has repeatable characteristics. This leads to one of
two conclusions, which are not further proven. The high noise content is generated
through continuous reflections between the source generator network and Zq of the
SWA cable. The source network around the Pattern Generator, DSO and connecting
wires are all 50D whereas the SWA cable has a lOOH characteristic impedance. This
will cause reflection that will bounce on the Im connection cable between DSO and
SWA cable. Another source for the noise could be the high cross talk on the MUT
and the different propagation speeds that exist between the different conductor pairs
because of distance separation. The high noise content does not seem to influence the
overall CCR test results in a way that would render them unsuitable for testing this
type of cable.
The speed of propagation, Vp, for the SWA cable is estimated from the results in
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figure 3.13. It can be clearly seen that all CCR fault response peaks occur at constant
time/distance relationships. All SWA cable sections have a length that is multiples of
100m. Thus all CCR response peaks represent peaks having a delta length of 100m
separation each. It can be observed that the delta response peak times separation are
also constant at 1.2 • 10“®(s). It can be thus concluded that the propagation velocity
Vp

«

X 2 = 1.66 • 10®. Applying this value to a unknown length of this type

of SWA cable will provide the distance from the source of the test injection to any
discontinuity mismatch with

Zq.

Figure 3.13 also shows the attenuation that the PRBS test signal experiences during
its propagation on the SWA cable for different lengths. A comparison with the attenu
ation profile with the plot in figure 3.10 shows that the attenuation for the SWA cable
appears to be much higher than that in the coaxial cable. The source for this has not
been fully investigated but it is believed that a large part of this attenuation is due to
the impedance mismatch between test set-up and the SWA cable. Further investiga
tion on this phenomenon would be needed to prove this conjecture.
A CCR plot for a 500m section SWA cable stimulated on an adjacent conductor
pair and terminated in a number of resistive terminations is shown in figure 3.14. It
can be seen that the general distance to the termination can be approximated from
this plot. However the close up of the response peaks for the different termination
resistances in figure 3.14b shows clearly that the actual response peaks shift depending
on the termination resistance. This shift of the peak removes some of the accuracy
that the method could provide compared to the stimulation of a diagonal pair. This
result indicates that the cable characteristics that are responsible for the cross talk also
influence the propagation velocity based on the termination impedance.
Figure 3.15 show the CCR response of all conductors in the SWA cable where an
adjacent pair was stimulated and terminated in a SC. It can be clearly seen that a sig
nificant portion of the injected PRBS is cross coupled onto all conductors including the
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Correlation Plot 500m SWA cable (Adjacent)
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Figure 3.14: 500m SWA cable terminated in a range of resistive impedances (Adjacent)
steel wire armour of the cable. Each of these couplings are influenced by the reflection
components of the terminations on the other wires as the signal returns to the source.
This phenomenon was closely observed but no conclusion was drawn. To gain an ac
curate conclusion on this part of the phenomenon it would have to be cross checked
with an accurate simulation model of the SWA cable which was not done as part of
this research work. The model would undergo a simulation which replicates the test
set-up and produces similar cross correlated data plots.
Correlation Plot

Correlation Plot of 200m SWA cable

2.2

(a) Full trace

2.4

2.6
2.8
Time (s)

(b) Zoomed to response

Figure 3.15: 200m SWA cable terminated in SC, stimulated on adjacent pair and all passive
CCR captures
It was found that an accurate test result can be obtained from a diagonal stimulated
test pair, whereas the results from a adjacent pair are less accurate and results in the
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uneven CCR termination response because of crosstalk.

3.3.2

Conclusion on results

It is clearly shown that the PRBS test method is well capable of locating faults in a
transmission line medium. There are a number of advantages and disadvantages as
sociated with the method that need to be carefully evaluated before a decision can be
made if the method is suitable for a given situation or not. The main and obvious prob
lem that exists is the complexity of the test set-up and the relatively high processing
power required to generate the CCR test results. On the other hand it has been shown
that the CCR response offers a low invasive test method that could remain operational
with other signals or probably even power present on the MUT. Through the pseudo
random property of the test signals it will be least invasive to other signal on the MUT
because of its decorrelation property and thus offer the possibility of an online moni
toring test facility.
To create a suitable test set-up using this method, a dedicated testing device is re
quired. This is due to the specifics of the test set-up and the required speed of captur
ing and processing data as can be seen in the test set-up used at the Tyndall Institute.
It is fortunate that modern technologies like FPGA can offer vast flexibility and are
very well suited towards designing and testing circuits that are otherwise only realis
able in applications specific integrated circuits (ASIC). Thus it was suggested to take
the methodology for this test to a new level by creating a independent stand alone test
platform.
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Chapter 4
Design of a Hardware Correlator
This chapter forms the heart of the work that was carried out during this research
phase. A detailed description of the mathematical operation, methodologies and strate
gies is given showing how the cross correlation (CCR) algorithm is implemented. The
ideas under pinning parallel processing and the related problems are analysed and fit
ted to the CCR process. The chapter starts with an explanation of the mathematical
procedure and explores the computational symmetry and the total overlap of the CCR
formula to identify simplifications in the process. Possible problems are presented and
solved or limited by rules to guarantee the functionality of the overall system.
The theoretical understanding of the algorithm is then transformed into the op
erational blocks that are implementable using a hardware descriptive language. The
design is subsequently elaborated on and converted into signal flows and it basic func
tions. Analysis of the signal interaction is explored where needed for a secure and
functionally guaranteed implementation of the system. The implementation of the
CCR core is kept as versatile as possible and scaling elements as added to suit the sys
tem for every need. A discussion on the user interface and target usage of the system
concludes the design phase of the system.
A final discussion of a real world implementation and the debugging of the system
will conclude this chapter.
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4.1

Analysis of the Correlation process

The Correlation process is a well know mathematical procedure as described in Mathe
matical and Engineering literature. The cross correlation operation of a PRBS is a deter
ministic process of multiplication and accumulation of two one dimensional number
series. The challenge of this process lies in the number of multiply and accumulate
operations that need to be executed to obtains a full cross correlation. In a small case
analysis it is expected that a micro processors can produce a result fairly fast. But the
fact is that the number of multiply and accumulate operations grows exponentially
and is given by

where N is the pN sequence length. The sequence length of a PRBS

is given in turn by the number of bits 'M' in the generating LFSR as

= 2^ — 1. It is

clearly seen that the number of multiply-accumulate operations for M = 10 or Af = 12
becomes large very quickly as it grows exponentially with M.
The idea of a digital hardware correlator is to reduce the processing time to com
plete a correlation in a short a space of time possible to allow the system continuous
operation.
To achieve an increase in speed of operation and to generate efficient hardware, a
detailed analysis of the Mathematical composition of the process is required. This anal
ysis will consider all possible aspects that may influence the operation of the system in
terms of performance and actual logic gate count.
The development process of the hardware descriptive language HDL algorithm in
which the correlation algorithm is encoded is broken into small chunks and described
in detail. This section will be focused purely around the aspects that are vital to the
understanding and breaking of the mathematical formula into a logical sequence of
events that will in total resemble the correlation process. Such a sequence of events
will provide a description of the actual hardware functionality. The following sub
sections will provide an understanding of the correlation process and consider various
aspects underlying the computation. This will help to gain an understanding of the
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functionality of the correlator. There are a nunaber of considerations that will lead to
a reduction of the hardware that would otherwise have been part of the design as a
basic understanding of the process would lead to a unfeasible implementation. As a
last step it will be explained how the parallel processing feature of the digital hardware
will enhance the process in terms of feasibility limits versus the actual speed of the
correlator process.

4.1.1

Understanding the Correlation Process

Correlation is in essence the multiplicative sum of two arrays, where the result is an
array of the multiplicative sums corresponding to the relative shifts of the input arrays.
A formula for basic correlation is given in (4.1) where P{x) represents the parent PRBS
sequence, C{y) represents the PRBS signal that is to be correlated and H(x) gives the
correlated array every shift x.
n=N

Mix) = ^ P(n) * C(x + n — 1) VI € (1 —> Af)

(4.1)

n=l

It is unfortunate that because of the intrinsic random feature of the PRBS none of
the shifts in the correlated results will ever be the same. This means that all possible
shifts will have to be processed one by one. If a standard 1023 chip PRBS sequence
is considered as example, which is generated from a 10 bit LFSR. It will require 1023
multiplication and accumulate steps to generate a single shift result sample and this
process will need to be repeated 1023 times. As was shown in chapter 3 it was even the
case that the correlation process was repeated some 40 times to improve the response
of the correlated result where noise is an issue. This improvement in the result offers
on a mathematical computation basis even worse when it comes to the actual pro
cessing. In equation (4.2) an evolution of the previous equation is shown where H{x)
becomes Hi{x) where i indicates a sub result of the multiple correlation cycle process.
The resultant summation of A correlation cycles is given as Sh{x).
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i=A

Sn{x)

= ^//i(x)Vx€(l-^ AT)
Z=1

n^N

Hi(x)

=

^P(«)*C'j(x + n-l)Vxe (1-^Af)
n=l
i—A n=N

=^S,ix)

=

EE P{n) * Ci{x + n — 1) V X e (1 ^ A^)
i=l n=l
n=iV

=> S'//(x)

=

(4.2)

/i=24

\

^ P{n) * ( ^ ^(x + 71 — 1) I V X e (1
n=l

\i=l

A^)

/

As //i(x) is dependent on a particular sampled PRBS result C(y), C{y) becomes
Ci{x) which in turn is a sub set of continuously sampled data of repeating PRBS cycles.

The summation limit A of the result of i sequences represents an arbitrary number of
correlation cycles which may be determined to suit the test case as the optimal result in
a noisy environment. Examining Ci(x) in (4.2) closely shows a methodical feature that
is a key in the hardware accelerated correlation process. The boundary for x is given as
I

N, but the summing index for n reaches also from 1 —> A which implies that for

any index x for (^^(x + n— 1) is out of bounds with x > 1 and n — N. However Ci{x) is a
part of a continuously repeating PRBS sequence, making up the total length of samples
required for any one PRBS correlation i which would require C'i(x) and Ci^i{x). Hence
if the index x of Ci{x) is greater than N in (4.2), an index adjustment is required to
correlate the correct samples such that

Ci{x) V(A<x<2xA) = Ci+i(x - N)

(4.3)

is catering for the index overflow. Looking at (4.1), x will not exceed 2 x A in (4.2) and
covers for the complete correlation process.
Having a basic understanding of the correlation process on the mathematical side,
it is time to answer some of the practical limitations that the system will undergo be
fore it is ready to be considered as a working algorithm. What is the source of the
pN sequence and how will it be supplied to the system? Is there a trade off in the
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anticipated increase in speed compared to using a software procedure running on a
microprocessor?
Taking a software approach it could be assumed that the parent PRBS is held some
where in memory. For a real-time implementation of such a system the pN sequence
is needed in two places: one as a test signal and the other as a source for the correlator
to perform the correlation operation. Using memory as a storage for the source PRBS
is a basic idea which will enable the correlator to perform the correlation process but
limits the system performance at the same time. In digital hardware it is possible to
have a memory array with two ports, thus allowing the control hardware to access the
entire memory array at two independent location simultaneously. This would allow
the correlator hardware to use one port of a single memory to read the test signal chip
to be transmitted from one port of and read a PRBS chip for correlation though the
other port simultaneously. If an instantaneous correlation of the PRBS is anticipated,
the following requirements are of vital importance: each incoming test sample would
need to be multiplied by the appropriate shift of the parent PRBS and then stored in
their respective result register. This way of thinking encounters two main problems.
One, it would require access to the entire parent PRBS to apply all possible shifts to
the incoming samples as each result sample requires a unique shift. Secondly it would
require access to all result locations simultaneously. In the given case the multiplica
tion process of the incoming sample can be minimised as the parent PRBS has only
one of two values. A simple decision circuit could then decide which multiplied ver
sion of the incoming sample is added to the result cell depending on the parent PRBS
shift stage for that location. The given arrangement is depicted in the block diagram in
figure 4.1.
The draw back of a system as described above is twofold. The logic requirements
are proportional to the square of the number of bits used in the PRBS generating LFSR
and would thus result in the "wheat and chessboard problem" [15]. The other problem
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Figure 4.1: Block diagram of instant correlator
would be how to supply the parent PRBS to the result registers. A memory like that
would need as many ports as there are chips in the PRBS sequence or yet another
register structure passing the parent PRBS in a ring as shown in figure 4.1 above. This
would increase the size of the required logic yet again.
It should be clear at this stage that this basic approach is not feasible as quasi un
limited logic area would be required to full fill the given task.
Could the supply of the parent PRBS to the correlator be reduced in size if an LFSR
was implemented generating the correct shift of the parent PRBS for each result in
stance of a full parent PRBS memory register chain. The answer to this question is
quiet simple as it depends on the number of flip flops or storage elements required per
PRBS chip to store the entire PRBS sequence. It was stated that an actual PRBS chip can
have either of two values which means a single storage element is sufficient to store a
single chip. In contrast it would need an LFSR with 10 flip flops to generate an entire
1023 chip PRBS sequence per multiply and accumulate stage. Hence it would be less
gates and flip flops to store the entire PRBS sequence in a giant shift register then using
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individual LFSRs.
It still remains to solve the problem of how can one limit the design in size without
limiting the process to a relatively short PRBS stimuli only. Reworking the idea of
instant correlation will open a new door in the design process criteria which will help
make a difference. The biggest part in the design proposed above is that there is still a
2:-bit

wide register for resolution accuracy with decision and adding function needed

for each correlation result to be obtained. Having instant correlation result appears
like great advantage as it will practically take no time to complete. However as this
correlated result will require further processing, which will not happen instantaneous,
it is no great loss if the result became available sequentially. The result will also be read
out of the result registers sequentially and thus impair the advantage gained through
a full parallel process. Utilising the argument of sequential post processing it might
be seen as a starting point for further development of the correlation strategy. It is
suggested here that a new sample in the correlation process is not passed to all result
stages simultaneously, but sequentially as shown in figure 4.3.
This will give several advantages and opens up new points of view. By keeping a
decision making unit per result sample but passing the incoming samples sequentially
from result block to result block in a daisy chain manner an effective change of the
parent PRBS supply is gained. The requirement of supplying all possible shifts of the
parent PRBS simultaneously is removed as the samples themselves are shifted sequen
tially and reach all the result sample registers with the correct delay. This approach
effectively removes the need to generate a shift in the parent PRBS and it will become
more efficient to use a PRBS generating LFSR instead of a full PRBS memory register.
This is however a small reduction in comparison to the overall size of the system.
The bulk of the required logic is in the single result registers as each of these result
registers uses a separate multiply and accumulate unit for processing. To remove some
of this logic, a further analysis of the system is needed. What is the cost of removing
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61

H(x)

multiply and accumulate units from the result registers? A twofold penalty will arise
where:
• The ability to correlate all incoming samples simultaneously is lost.
• Samples will have to be stored in a piece of memory for later processing.
• Processing will require more time.
The question is, will this approach use less resources and will the restructuring prohibit
the process from running over any length and number of pN sequences?
As will be seen later in the development of the correlation algorithm, a limit on
the PRBS length to be processed is only introduced by the amount of memory needed
to store a single PRBS sequence length. A freely scalable system can be created using
any amount of multiply and accumulate blocks within the system. The trade off here
will become a direct difference between the time to complete a correlation and the
amount of digital logic or better the number independent correlators that can be used
simultaneously.
The following subsection will go into the detail of the proposed correlation strategy
and introduce some more simplifications of the system.

4.1.2

Parallelising the Process

As outlined in the previous section a basic correlation process has been discussed as
suming that the process can be run in a parallel fashion where multiple instances are
available at the same time. This is the main advantage of creating a digital hardware
correlator. In comparison to a software program there is however a number of differ
ences which need to be well understood before a sensible parallelising of the algorithm
can be achieved.
Digital hardware is essentially a fixed combination of edge triggered flip-flops and
combinational logic which run synchronously with a master system clock. Processes
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like adding, subtracting, reading or writing to from memory, updating any flip-flop
value, occur simultaneously within one clock period. This allows the processing of
defined steps in a clock driven fashion. Being able to generate this chain of events also
enables the designer to control the flow of data throughout the system.
The passing of data in a synchronous system is simple, as a flip-flop will be able to
hold its output values long enough during a triggering clock edge for a second flip-flop
to pick up that value whilst at the same time clocking in a new value on that very same
clock edge. Hence a system can truly perform one operation per clock cycle. With
this information in mind another question has been answered concerning a strategy to
implement a synchronous system that will correlate the sampled data. It is possible to
generate a step by step sequence which can handle data at a given rate without having
to change the system speed, i.e., if a PRBS stimulated system response, with a chip rate
of lOOMHz, is sampled at lOOMHz it is possible to run the correlator at lOOMHz.
The aim of the correlator design is to achieve the correlation of a lOOMHz chip
frequency PRBS sequence. This is the goal of using current FPGA technology which
allows design processing speed of 200MHz and more.
The basic correlator design as given in the previous section in figure 4.2 has not yet
answered the question of how to correlate all samples simultaneously while omitting
some of the correlator logic. The storing of the incoming samples Ci[x) and Ci^i{x) in
a memory for further processing can accommodate the aim of reducing the combina
tional logic required to correlate all result samples simultaneously. It could allow the
flexible usage of logic gates in combination with a flexible memory in determining the
maximum PRBS length that can be correlated. Figure 4.3 shows a timing analysis of
the daisy chained correlator from figure 4.2 which poses the possibility of logic gate
reduction. The colour coding scheme shows the numbering of incoming samples that
belong to Ci(x) (green) and Ci+i(x) (red). From this timing diagram it is proposed to
split the correlation process into two different parts: A capturing part and a correlation
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part, where the capturing part writes the incoming samples into a memory.
The problem in the given correlation algorithm^ proposal is how to pass all samples
to the correct correlation block at the right time when omitting some of the correlation
logic.

Figure 4.3: Timing diagram for instant correlation using the daisy chain idea
The requirement for the algorithm to process multiple PRBS cycles or even con
tinuous correlation has not been addressed. In this case it would be not practical to
simply store samples away in a memory for later processing as this would require
ever growing memory and increase correlation time with the increase of correlation
cycles. In this case a sample capture memory has to contribute to the over all corre
lation process. The following simplification in the correlation algorithm will accom
modate this requirement and enable a capture memory to contribute to the correlation
process. When examining the data flow in figure 4.3 it can be seen that the red samples
of Ci+i(x) belong to a repetition of the PRBS and is thus similar to cfx). The signals
of interest during a correlation process are the multiple reflections of the PRBS itself.
Under the the condition that the PRBS was injected into a MUT multiple times it can
be seen that any captured sequence bar the very first captured cycle contains the same
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reflected information due to reflections in the standing wave pattern. A modification
of the correlation equation in (4.1) introduces modulo arithmetic as shown in equation
(4.4) below as ring correlation because of PRBS repeatability.
n=N

H{x)

= ^

P(n) * C((x + n — 1), modN) Vie (1 —> N)

(4.4)

n=l

The modification in (4.4) reduces the number of samples required for a single cor
relation to the N samples as stored in Ci{x). Visualizing this modulo arithmetic in
the timing analysis in figure 4.3 would mean that only the green coloured samples are
processed for a single correlation cycle. This modification does not increase the pro
cessing time for a single correlation cycle but offers a distinct advantage when trying to
reduce the amount of logic gates required for the correlation processes and still allow
for multiple correlation cycles.
Integrating the modification of the correlation algorithm as given in equation (4.4)
with the summation process for multiple correlation cycles from a continuous stream
of correlation data as given in (4.2), will lead the correlation equation in (4.5).
n=yv

'i=A

Ci{{x + n - 1) mod A^)
n=l

\ i=l

1

Vie (I ^ N)

(4.5)

/

This final modification shows that the adding of multiple correlation cycles can be
taken to a stage where the captured samples are added to their respective samples
from a previous correlation cycle. This generates a clear separation between the actual
correlation process and the sampled data capturing process.
The problem in the given correlation algorithm proposal is how to pass all samples
to the correct correlation result sample at the right time when omitting some of the
correlation logic.
Analysing the functionality of the correlation approach in the daisy chain manner
in figure 4.2 in combination with the idea of a capture memory that is supplying the
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incoming raw samples on demand will allow a significant reduction in logic which
becomes fully user scalable. The bulk of the logic lies in a register that holds the raw
sample, the multiply unit and the adding unit of each correlator. The actual result
register plays a minor part in the overall logic requirement. Figure 4.4 introduces a
concept where the bulk logic is reduced and the individual result register are replaced
by a small memory which holds a subset of the correlated result. The processing of the
raw samples in each sub correlator block remains a sequential process as the parent
PRBS is still applied to it in the same way as before. A new raw sample is processed
with all result register memory location in one sub correlator block in the same order
as before, before it is passed on the next block. All raw samples are passed simultane
ously to the next sub correlator blocks as a new raw sample is loaded from the capture
memory into the first sub correlator bock in chain.
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Figure 4.4: Block of a daisy chain correlation with multiple results per correlator
The capture memory block will capture simultaneously with the correlation pro-
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cess the samples that are coming from the PRBS stimulated MUT. The function of the
capture memory is dependent on the num.ber of correlation cycles required by the user.
For a single correlation cycle the capture memory will be filled with the samples of one
PRBS stimulated response and will in turn feed the the samples slowly into the corre
lator. For multiple correlation cycles or continuous operation the capture memory will
sum the incoming samples into their corresponding capture memory locations accord
ing to the summing simplification in equation (4.5). When a summed sample is passed
to the correlator, it will be reset to zero in the capture memory to guarantee that each
sample is only processed once within all the result memory locations.
The timing analysis for the correlator concept is shown in figure 4.5. It should be
noted that the captured data samples are not passed in a sequential counting pattern
from the capture memory to the correlator. The order of the samples is according to the
position of the parent PRBS stream to ensure that the correct shift of the parent PRBS
is correlated with the correct result sample.
PRBS Length (1“)

Repeat Sequence (2^

Repeat Sequence (3^

Figure 4.5: Timing of proposed scalable correlation algorithm
At this stage a basic correlation algorithm has been defined which requires an in
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depth analysis and a clear definition of its hardware functionality. The following sub
section will introduce the functionality of the individual blocks, A number of func
tional definitions will be given to accommodate requirements within the limits of the
HDL.

4.1.2.1

The Correlator Arrangement

The correlator algorithm as described above can be divided into a number of functional
sub blocks which can fulfil a certain sub function of the correlation algorithm and are
independently testable. The main functional blocks are the the sampled data captur
ing block, the correlator block which can be divided into a number of smaller daisy
chained correlation blocks and a PRBS generator providing a continuous PRBS stream.
The complete system has to be driven synchronously by a central system clock. This
clock has to be a synchronised with the incoming sampled data stream. For proper
functionality of the correlation algorithm the sampling of the response data should be
a integer multiple of the parent PRBS clock rate. To enable the system to work on real
time data, no extra memory should be involved in the sampling process and hence a
direct interface from a high speed ADC is required. The simultaneous transmission of
the parent PRBS as test pattern for a real-time system is required in parallel with that
for the correlations process. Such a test signal should be transmit (Tx) power control
lable which can be facilitated by using a DAC output driver allowing pre-definable
logic high and low levels.
All the testing in chapter (3) has been done using a 1023 chip pN sequence with a
chip rate of lOOMHz. This leads to the requirement that the system that is being de
signed will have to match these minimum constraints in PRBS length and processing
speed. It is however anticipated that a design will be achieved which is capable of be
ing as flexible as possible and that is able to accommodate more than one pN sequence.
Hence, the complete design from this point onwards is tailored towards a modular and
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flexible approach to be able to meet different requirements.
The sampled data capturing block or short capture block has to be able to facilitate a
mechanism that is adaptable in terms of sampled data/PRBS length and the number of
samples that are processed in each correlator sub block. The capture block has to also
be able to accommodate multiple capture cycles to achieve multiple PRBS correlations.
For this feature it has to be able to add the incoming samples to the previous sam
ples already captured and track samples that have already been processed by resetting
their value to zero. The capture block finally has to be able to generate a system done
condition after a user stop condition has been asserted. The stop request has to take
into account that a process can only be halted after all N samples of a PRBS sequence
have been captured. Stopping the capturing process during a PRBS sequence has a
devastating effect on the result with inaccurate output results. The done condition is
true after all samples have been passed to the correlator for processing once. Hence
a mechanism is needed to track the samples that have been passed to the correlator
block for processing.
The main correlator block is essentially a shell which contains a number of sub
correlator blocks. The sub correlations blocks are all identical correlators operating es
sentially on the software correlation principal by correlating one sample at a time and
aggregating the result with the given subset of correlation result locations through ad
vancement of the parent PRBS. The number of result locations required to do a full cor
relation is inversely proportional to the number of sub correlator blocks in the system.
The total number of result memory locations over all sub correlator blocks has to at
least be equal to the sampled sequence length. The number of result locations per sub
correlator block should be adjustable to accommodate different configurations. The
number of correlation result samples per sub correlator block is directly linked with
the rate at which the capture block has to output raw samples to achieve a seamless
synchronous system. Once a correlation has finished there must be a way of read-
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ing the correlated data from the result memory location for further processing. As a
last requirement it should be possible to control the number of sub correlators that are
involved in a correlation.
The PRBS generator block has to be able to generate a large number of PRBS se
quences. A pN sequence is most easily generated using a LFSR with particular sets
of feedback taps. A flexible LFSR must allow the loading of an arbitrary feedback tap
configuration and the resetting of the actual register through loading of a particular
seed value. There is however a problem associated with the generation of the parent
PRBS. The transmission of the parent PRBS and the recapture of the sampled version
for correlation purpose will exhibit a finite fixed delay through a data interface (ADC
and DAC) which results in misalignment of the data samples and parent PRBS sup
plied to the correlator if both originated from the same LFSR. This in turn will result
in a misaligned position of the ACR spike in the correlated results plot. To offset such
a misalignment a delay, between the parent PRBS that is transmitted into a MUT and
the parent PRBS that is used in the correlator, needs to be inserted. It is proposed to
use two independent LFSRs to generate the same PRBS twice using a delay between
the start of these generators.
The system clock is a crucial part in the entire system synchronisation as it dictates
the sampling speed and the PRBS chip rate. There are a few points to be taken into
account here that need to be considered carefully. What speed will the system have to
operate at so as to sample at a rate of lOOMFlz and what are the practical speed limits?
The answers are not easily acquired as they are entirely dependent on the complexity
of the overall design. A couple of general rules apply to the system configuration. The
more complex the logic paths, the longer the propagation delay in the system and the
slower the system. Aiming at a general system speed of 150MHz to 200MHz using a
standard FPGA leaves little overhead when designing the system for multiple clock
cycles per sample. This means that the overall aim should be to run the system at
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lOOMHz and adopt a pipe-lined approach.
The ADC and the DAC for "real world" interface to the MUT require a physical
interface that is able to transmit/receive sampled data at lOOMHz. Seeing that FPGA's
do not come with a built in ADC and DAC that can operate at the given speed, an
external ADC and DAC is required. External ADC and DAC that operate at 100MHz+
are very specific devices that use parallel data interface. Such interfaces are not trivial
to implement because of crosstalk and varying delays in the line will become problem
atic.

4.1.2.2

Passing Data From Capture Block To Correlator

The interface between the capture block and the correlator block will have to be well
analysed and defined to ensure reliable operation. Passing the samples has to rely on
the correct interval and needs to be such that all samples get passed into the correlator
over time. The synchronous nature of the system will ensure that the parent PRBS will
always be supplied with the correct shift to the correlator block. But the raw sample
passing interval between capture block and correlator block might become a poten
tial problem. The problem here lies in the relationship between the total number of
samples per PRBS cycle and the passing interval itself. For example consider a sam
pled sequence generated using a 9-tap maximum length LFSR generator outputting
511 chips per cycle. Further assume that each chip is sampled once, thus giving a sam
pled sequence length of 511 samples per cycle. Observe what happens when passing a
sample at a interval of 2^, i.e. 2,4, 8, 16, 32, 64, 128 or 256 to the correlator.All these val
ues have nothing in common with 511 as 511 ^ 2^ — 1. Consider the case where every
256^^^ result sample is passed to the correlator block. The required hardware configura
tion consists of 511 raw samples in the capture block and 2 sub correlator blocks each
holding 256 correlated result location (2 x 256 = 512 > 511). Lets examine the first few
iterations reading/updating the capture memory. The
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sample, sample #1, is passed

straight through capture memory on to the correlator. The next 255 consecutive sam
ples are stored in the appropriate capture memory location. Sample #257 (1 + 256) is
again passed, as 2^^ sample, straight through the capture memory on to the correlator.
The next 254 samples are again stored consecutively in the capture memory, whereby
the last sample is sample #511 (257 -f 254) which completes one PRBS cycle. The next
sample that gets passed, as 3^^^ sample, to the correlator is sample #2 in a second pass
of the capture memory! (257 + 256 = #513 and 513 mod 511 = #2). Note that it is not
of importance at this stage if the second pass of the capture memory is read only or
if more new raw samples are added into the existing samples in the capture memory.
The 4^^ sample that is passed is then sample #258 (2 + 256), the 5^^ pass is sample #3,
the 6^^ pass sample #259, the 7^^ pass sample #4 and so on until the 512^^ pass which
will be sample #1 after iterating the through the capture memory 256 times. The rule
for passing is thus:
San = {(Sai + Pt) mod N)

(4.6)

where San sample number to pass next, Sai sample number passed last. Pi passing
interval and N the sampled sequence length. It can be clearly worked out that all
samples will be passed eventually to the correlator. The more sub correlators that
exist in the system, the fewer result locations are needed in the sub correlators, thus
increasing the passing rate and decreasing the capture memory iterations needed to
complete a correlation.
The example above seems simple and conclusive in that it is possible to pass all
samples to the correlator block. But what seems apparent alone has a draw back at
which it will break down. In a second example it can be demonstrated that a passing
interval of 56 for the same captured sequence length

= 511 will break down. The

formula in (4.6) is used to generate the values in Table 4.1 below. When Pi = 56,

=

511 and the initial value for Sai = 1 then there after Sai = previous San- The columns
"Samples passed to correlator" show the sample number that is actually passed to the
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Capture
Iteration
1
2
3
4
5
6
7
8
9

1
50
43
36
29
22
15
8
1

..
..
..
..
..
..
..
..
..

57
106
99
92
85
78
71
64
57

..
..
..
..
..
..
..
..
..

113
162
155
148
141
134
127
120
113

..
..
..
..
..
..
..
..
..

Sample # passed to correlator
(74 Samples in total)
169 .. 225 .. 281 .. 337
218 .. 274 .. 281 .. 330
211 .. 267 .. 323 .. 379
204 .. 260 .. 316 .. 372
197 .. 253 .. 309 .. 365
190 .. 246 .. 302 .. 358
183 .. 239 .. 295 .. 351
176 .. 232 .. 288 .. 344
169 .. 225 .. 281 .. 337

..
..
..
..
..
..
..
..
..

393
386
435
428
421
414
407
400
393

..
..
..
..
..
..
..
..
..

449
442
491
484
477
470
463
456
449

..
..

505
498

.

505

Table 4.1; Example problem with passing interval of 56 for 511 sample PRBS, passing
samples from capture block to correlator block
correlator for processing. When the output of equation (4.6) is such that Son < Sai a
new row is used in the table and the "Capture Iteration" in increased by one. It can
be clearly seen that not all sample numbers appear in the table before a repetition of
the sequence occurs in the ninth row of the capture memory iteration in Table 4.1.
Counting the number of samples passed to the correlator block shows that only 74 out
of the 511 samples are passed on to the correlator before the passing sequence repeats
itself in row 9 of the table below.
To understand this problem and define a rule that one can follow to achieve a pass
ing of all samples reliably an understanding of number theory is required. The modulo
arithmetic that occurs naturally in the passing of samples forms a number field (Ga
lois Field) as in secret key encryption systems [16]. The sample sequence length is
similar to a field of numbers truncated using modulo arithmetic as in en-cyphering
problems. The cypher key has to uniquely link each field in the cypher and in the
plain text domain. The cypher and decipher key in the given case is the interval (Pi)
at which samples get passed from the capture memory to the correlator. The cypher
key in an encryption problem has to fulfil the condition of having no common multiple
other than 1 with the plain text field thus forming a Galois field. Hence this algorithm
will work if the sampled sequence length and the passing interval (Pi) have a common
multiple other than 1 or have a greatest common divider (GCD) of GCD(kN, Pi) = 1.
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4.1.2.3 Multiple Samples Per Chip
The correlation process has been described as synchronous process which has two in
terdependent length parameters. The native PRBS length as generated by an LFSR
follows the formula TV = 2"^ - 1 where m highest order bit in the LFSR feedback tap
polynomial. The sampled data length can however be any integer multiple k of the ac
tual PRBS length TV and is thus given by kN. k sets effectively the number of samples
that are captured per PRBS chip. For this correlator implementation it is envisaged that
k can be set to any positive integer.
To keep the correlation process deterministic and avoid implementation problems,
it is not anticipated to allow A: to be a real number. In theory it would be possible to let
k be any real number greater 1, but this would introduce a large number of clocking
and synchronisation problems in the digital hardware.
Care must be taken in the passing interval between capture memory and the corre
lator for any value of /c > 1 and in particular for any even value for k as the condition
GCD(kN, Pi) = 1 must be true. For /c = 1 any power of 2 for the passing interval Pi
will meet the GCD(kN, Pi) = I condition.
Using k > I has multiple advantages. With k > 1 and applying a PRBS stimulus
with a lower chip rate means the frequency content of a PRBS has a lower spectral
bandwidth while keeping the resolution of the samples result at a higher level. This
will give in turn a higher resolution in determining a fault location while catering for
possible bandwidth limitations of the medium under test. Alternately it can be used
to reduce interference that might arise from the PRBS when applied to a system under
test at higher chip rates.
It should be noted that the memory usage of the system has a linear relationship to
the multiplier k for both the capturing unit and the correlation blocks. This also means
that the PRBS ACR peak grows proportionally with the multiplier k.

74

4.1.3

Hardware Reduction

The basic design as given above still leaves room for improvement in terms of resource
usage and requires some more definition of the resource operation. Questions such as
the bit width or word size required in individual memory locations and the multiply
accumulate unit sizing will be addressed. A significant simplification regarding the
multiply accumulate process will be explored and brought forward into the correlator
algorithm.

4.1.3.1

Multiply Accumulate

Ihe main multiply accumulate process which represents the heart of each sub corre
lator unit is an unavoidable piece of hardware. There are a number of ways one can
try to improve the hardware requirement of a multiply and accumulate stage in each
sub correlator block. One approach has already been depicted in figure 4.3. This ap
proach would pre-multiply each sample which is passed from the capture block to the
correlator using both PRBS values (1, -1). This eliminates the multiply unit in each sub
correlator bock and replace it with a double sized raw sample register holding both
pre-multiplied values. A two input MUX, which would be controlled by the parent
PRBS, would replace the multiplier. The adder in each sub correlator is then supplied
with the correct pre-multiplied raw sample through the MUX as switched by the par
ent PRBS. Such an approach may or may not save logic as an FPGA usually offers
hardware coded multiplier units and the replacement by double size register followed
by a MUX might have a similar gate count.
However, another approach to reduce the logic requirements in the sub correlator
blocks will definitely result in the reduction of logic gate count. Seeing that the parent
PRBS is represented by two values only, 1 and —1, it could be argued that a multiply
by 1 and a multiply by — 1 will only effect the sign of the raw sample and not its actual
value. This the need to multiply the raw sample. A multiply by 1 does not change
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the value and leaves a simple add operation to accumulate. The multiply by —1 can
be achieved by subtraction of the raw sample rather than pre-multiplying by —1 and
accumulating. Fortunately it is a simple feature to implement an add and subtract unit
whose operation is controlled by an add/sub control input. Using the raw sample as
a direct input to the add/sub component and controlling the function with the parent
PRBS will generate the same output as the multiplier itself. The result of this method
combines several improvements as it reduces the overall complexity of the system.
One of the advantages is that the bit width or word size required for the final result
does not grow exponentially. Using a multiplier in such a system can potentially dou
ble the bit width required to handle the result without bit loss as the result of a 8bit x
8bit signed number multiplier is ISbits. This simplification also draws attention to the
handling of number in the correlator which will be discussed next.

4.1.4

Mathematical considerations

Digital systems have great flexibility when it comes to numerical processing and pro
cessing accuracy. Someone that is used to software programming will know the size
of the different data types provided by the system, for example, 8bit for a char, 16bit
for a short int and so on. Low level digital systems are not bound to such data types.
Binary number representations in HDL are defined bit-wise by the programmer. Mod
ern VHDL offers the possibility to create fully synthesise able floating point numbers
with designer defined bit widths of the mantissa and the exponent. Even though the
possibility exists to implement floating point numbers, it is a silicon real estate con
suming way of data representation. Besides being a high resource usage compared to
fixed point integers, floating point numbers introduce errors when adding or subtract
ing numbers with large exponential differences. In such a case it may happen that the
number with the lower exponent will have little or no influence on the mantissa of the
greater number.
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Based on this assessment of the draw backs associated with floating point number
an evaluation in the context of the digital signal processing requirem.ents for the CCR
function is conducted. It will be explored if floating point number representations are
needed for the correlation process or not.

4.1.4.1

Comparison of Fixed Point Numbers Versus Floating Point Numbers

The alternative to floating point numbers for numerical processing are the fixed point
representations. Fixed point numbers or simply integer numbers are represented nu
merically by a set of numbers with a fixed decimal (binary) point positional signifi
cance with a hard set representational limit. In the early days, digital hardware, and
thus computing, was strongly limited by the amount of bits in the hardware form
ing a 'word' size due to the required physical silicon area and the associated power
consumed. Common standard bit sizes representing integers employed 8-bit, 16-bit,
32-bit representations while modern machines use up to 64-bits and specialised ma
chines might utilise even higher bits counts. The question to be raised at this point is:
what is appropriate for this correlator and does it need to be floating point to enhance
the range of bits for numerical accuracy?
A small analysis of fixed point numbers will help to shed some light on the problem.
An 8-bit signed integer ranges from —128 to 127 decimal, a 16-bit signed integer ranges
from —32768 to 32767 decimal and a 32-bit signed integer ranges from —2147483648
to 2147483647 decimal. As can be seen from the given analysis the step size differ
ence is enormous as the range doubles with every bit added to the 'word' size. Hence
an understanding of the requirements for the correlation process is needed. These re
quirements in turn depend on the resolution of the samples from the ADC and the
ACR peak.
A non normalised correlation ACR peak is the largest number in a given processed
CCR result which is directly proportional to the PRBS length N or the sampled PRBS
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length kN with chip resolution of k samples. For example a 1023 chip PRBS will gen
erate a ACR spike of 1023 provided that the sampled sequence consists of 1 and —1
only and takes one sample per PRBS chip. A number with a magnitude of 1023 re
quires log2(1023) = 9.998 bits to be represented plus one signed bit to represent an
equal sized negative range. Hence, the bits required for this scenario is equal to the
number of bits required to generate the PRBS ACR magnitude (1023 => 1 Obits) plus
an additional sign bit. In a configuration where more than one sample is captured per
chip {k > 1) it can be seen that the ACR peak will grow linearly with the number of
sample per chip. The same logic applies for multiple correlation cycle (Cy) processing.
A formula is deduced in (4.7) to determine the bit growth (Bg) of the correlated PRBS
signal.

% = nog2(^ X ^

<^y)]

(4.7)

The other unknown in the system is the actual size of the captured sample in terms
of its bit width. Since the samples will be generated using a high speed ADC it becomes
a question of full scale deflection or a question of resolution in terms of the number of
bits/sample. ADCs operating in the range of lOOMSa/s or more are usually limited to
less than 16-bit resolution. The ADC that was selected for this system has a bit width
of 12-bits and generates a signed integer output. This means that maximum required
bit width range can be determined by using the equation for bit growth (4.7) and the
number of bits generated by the ADC. Note that the sign bit as mentioned above is
already included in the ADC bit width and a duplication of that bit is not required.
For the proposed correlator it is necessary to correlate N = 1023 PRBS samples with
k = 1 with a correlation cycle count of Cy = 40. The total bit growth expected will not

exceed Bg = 16. Adding the number of bits that the ADC is going to supply will result
in a total bit usage of 28 bits. This word size is less than a standard modern micro
processor offers to represent non floating point integers. Hence it should be sufficient
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to use a fixed point number with the given bit width of 28bits.

4.1.4.2

Binary Number Processing

What to do if in doubt! What will happen if the number of bits used to calculate the
result are not enough and a overflow occurs in the add/subtract unit? To clarify what
happens if an overflow occurs and what happens to the accuracy of the result in the
process a closer look at two's complement number arithmetic is needed.
A two's complement number is a binary representation of integers ranging from a
negative (Nve) to a positive {Pve) value where Pve —

— 1, Nve = —2”“^ and n

is the bit width of that number. The binary representation of such a number follows
a set of rules that allow the processing of +ve and -ve numbers in a straight forward
adder circuit. The most significant bit (MSB) of the two's complement number indi
cates whether a number is +ve (MSB is '0') or -ve (MSB is '1'). For the +ve numbers it
is a simple case of counting in binary from 0 upwards much the same as counting in
decimal (0, 1, 2, 3, ...). The maximum number that can be represented is the greatest
number for which the MSB is zero. Negative two's complement numbers are some
what different in that the most negative number is represented with the MSB set to '1'
and all other bits set to '0' and decimal -1 is represented by all bits in that 'word' set to
'1'. Thus -ve numbers follow a binary down counter (0, -1, -2, -3,...) pattern that rolls
over backwards when counting from 0 to -1. Table 4.2 summarises the two's comple
ment numbers representation. A useful feature of two's complement number is that
+ve and -ve number can be added and subtracted without any further conversion.
Examination of the binary composition of two's complement numbers as in table
4.2 can be looked at in terms of a binary up/down counter. All bits will toggle in a
transition from -1 to 0 from logic '1' to logic '0' counting up and in a transition from
0 to -1 from all '0' to all '1' counting down. A similar transition occurs on the maxi
mum/minimum positive/negative boundary. From a counting point of view it is pos-
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Bit Position
Decimal value
2n2"- ^ - 2
2
1
0
-1
-2
_2n- ^ + 1
.2n-l

n
0
0
0
0
0
1
1
1
1

n-1 n-2 .. 3 2
Binary bit value
1
1
1 .. 1
1
1
1 .. 1
0
0.. 0
1
0
0
0.. 0
0
0
0.. 0
1
1
1 .. 1
1
1
1 .. 1
0
0
0 .. 0
0
0.. 0
0

1
1
0
0
1
0
1
0
1
0

Table 4.2: Tow's complement numbers
sibie to count across that boundary whereby the numbers keep increasing or decreas
ing when counting up or down. The only thing that changes when counting across
that boundary is that the number representation changes. For example when counting
up, a positive number becomes a negative number across the boundary count but the
actual count remains correct if it is still interpreted as an unsigned positive integer. The
same holds true when counting down. If such a crossing of the maximum/minimum
border can be detected, when it occurs once, the number can be corrected by introduc
ing another bit of magnitude to that number and thus correct the result.
Taking this approach of extending a counting pattern with an extra bit of magni
tude and introducing the concept to the add/subtract unit of the correlator it can be
examined with a different philosophy. The step size at which the correlator might cross
such a boundary is determined by the size of the raw samples and thus small enough
not to be undetected. The the worst case bit width for the raw sample lies in the bit
width of the ADC and the number of samples processed in each sub correlator block
as given by the Pi. The ADC give a maximum of llbits of magnitude (one bit is the
signed bit) plus the maximum accumulation in the capture block. Let the Pi = 256
thus the maximum bit growth in the capture block is \og2(Pi) = 8 and a total raw sam
ple size of llbits + Sbits = 19bits. The raw sample is thus much smaller versus the
proposed 28bits in the add/subtract unit. Thus over flows would build up gradually
and will not be undetected. It should also be noted that the ACR peak is expected to
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have the largest possible value in a correlated result which will be located at the be
ginning of the CCR plot. Hence if the ACR peak is represented as a negative value an
overflow is detected and the result needs to be padded with a extra bit of magnitude
for correction purposes.
This observation is important when proposing that a fixed bit number processing
is sufficient to achieve a reliable correlation result. It proves that a fixed point number
system with a custom defined bit width is sufficient to run the correlation algorithm
and also shows that any overflow problem that may occur can be handled and coun
teracted if necessary.

4.2

Design of the CCR Algorithm for Digital Hardware

A full hardware design concept of the actual correlation and a algorithmic description
of the correlation process has been formed at this stage. Using these descriptions as a
basis to move forward requires a detailed description of the components necessary and
a decision as to the type of control strategy for the overall device operation. Synchro
nisation of the individual hardware stages have to be timed along with the interface
control mechanisms to bring the theory together. Some of the processes involved con
cern reading and writing to and from memory which require a delay analysis to match
the data flow rates. Thus ordering of the system functional sequence and an exact
register transaction has to be thought out. This works best by defining a number of
sub blocks with specified interfaces which can be tested independently for rapid de
bugging. Testing each step for its intended purpose is an important part of the digital
hardware design process as the slightest bug in the system can cause unexpected be
haviour, which in some cases is hidden during exceptional circumstances to the normal
operating case.
This section will divide the correlation algorithm into small testable sub blocks and
define the signalling between the blocks for control purposes. The design blocks will
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emerge in a hierarchical manner starting with the known sub functions and converting
them into a fully functional correlation system.

4.2.1

Turning The Design Into Building Blocks

Starting a design with the correct hierarchy will provide a final system which can ex
hibit easy portability and facilitate This correlator is targeted towards many different
applications which suggests that the core of the system should be an independent unit
with a universal interface that allows for many different applications.
Top Level

User
Interface
Data Out

Data In

^ CD

^

Q OQ

▼

Correlator
Unit

ADC,
In

Digital To
Analoge
Converter
(DAC)
Interface

Analoge
To Digital
Converter
(ADC)
Interface

DAC,
Out

Figure 4.6; Top Level System Bock Diagram
Creating an independent Correlator Unit with such a universal interface provides
the basis for the design hierarchy. The overall test and demonstration Top Level of
the design features the Correlator Unit, a User Interface to gain external control of the
Correlator Unit, an ADC Interface that generates a stream of sampled test data (input)
and an DAC Interface (output) passing the PRBS stimulation data to the DAC. A block
diagram for the Top Level system is given in figure 4.6.
The blocks within the Correlator Unit are carefully described in terms of their func
tionality and their interfacing signals. All other blocks and sub blocks shown on the
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Top Level block diagram are loosely defined below as they may change or need to be
adapted to suit a practical application of the Correlator Unit. Figures 4.6 show the Top
Level composition for the test and demonstration setup of the correlator system and all
major data interconnects that were implemented to complete this research work. De
tailed control signals are not given. A common signal to all blocks propagating through
the systems hierarchy is the system clock and the reset signal which are connected to
all blocks.
The Correlator Unit consists of the algorithm that was developed earlier in this
chapter, an interface to control and configure the correlation processor, and a PRBS
generator block to generate the test and correlation stimulus.
The implementation specific blocks on the top level are the User Interface, the ADC
and DAC Interface. The User Interface has to connect the micro controller bus struc
ture, which is required to control the Correlator Unit, to the outside world enabling
a user to access the correlator control registers and retrieve the correlated results. A
simple RS-232 interface is used to enable a user to generate read/write transaction on
the data bus. The micro-uart [17] core, an 'off the shelf' RS-232 interface, is used to
achieve the hardware uart function. A clock matching FIFO matches the clock speed
of incoming and outgoing data bytes to the uart clock. The incoming ASCII data is
evaluated in a state machine monitoring and converting the characters into data bus
transactions. The '$' character signals the beginning of a register transaction followed
by 'r', 'R', 'w' or 'W' to indicate a read or write transaction respectively. This has to be
followed by at least one of the six hexadecimal numbers specifying the desired address
(24bit) and terminated with

In the case of a read command the state machine will

execute the bus transaction and return a 32-bit hexadecimal ASCII word. To complete a
write transaction a 32-bit (8 characters) hexadecimal ASCII word needs to be provided.
This strategy implements a full user interface which gives access and control over the
whole system.
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The interfaces to the ADC and DAC are essentially clock domain/clock phase match
ing blocks that ensure the signal integrity of the sampled data. The ADC used in this
design offers a parallel dual port interleaved data interface. Clocked from the FPGA
system clock the ADC runs synchronously with the system clock but generates an un
known phase delay on the differential data clock which runs at exactly half the system
clock rate. The data interleaving and the phase mismatch are overcome in a phase
matching FIFO capable of clocking in both data ports simultaneously and generating a
constant stream of sampled data at the system clock rate on the output. The ADC offers
different data formats and interface configurations which are controlled via internal
registers. A serial peripheral interface (SPI) links the control and setup registers in the
ADC to the system internal micro controller bus. A small address space is mapped to
the ADC registers allowing debugging and setup of the ADC via the RS-232 interface.
The DAC interface is simpler by comparison as it only prepares the outgoing samples
for transmission to the DAC. Again a parallel dual port interface is used to keep the
external clock rate low. A phase locked loop (PLL) within the DAC will multiply the
data clock by 2 thus restoring the original system clock. The PLL in the DAC signals
back a clock lock signal indicating correct operation of the DAC.

4.2.2

The Correlator Unit

The block diagram of the Correlator LFnit in figure 4.7 provides a breakdown of the
overall correlation algorithm implementation. The Correlator Unit is interfaced and
controlled via a micro controller style address and data bus system to the outside world
to guarantee versatility and aid the design towards an autonomous testing device. This
address/data bus is terminated in a comprehensive set of registers which is defined in
a sub design block called the Configuration Register Map as well as the allowing access
to the result memory locations. The Configuration Register Map will generate all the
control signals to operate the Correlator Unit internally. The main correlator parts are

84

Correlator Unit
Address
Bus
Bus In

Configuration
Register
Map

Data
Bus Out

User
Contror

Data
Output
Control

.9

2

13

c

o
O

System
Control

?

®

i®
^

P -^2
Output Data

c c

o 5*

'

r-

^ ^

▼

▼

O (0

Correlator
Processor

r
\

Sampled,
Data

PRBS
Generator
System

Parent,
PRBS

Parent
PRBS

Figure 4.7: Correlator Unit Bock Diagram
represented in two different sub functions, the Correlator Processor itself as defined
earlier in the analysis of the correlation algorithm and a PRBS Generator System pro
viding parent PRBS streams which will stimulate the medium under test and for the
Correlator Processor Unit. The remaining parts of the Correlator Unit are the System
Control and the Data Output Control blocks. These two blocks are pure control sig
nal and timing generating blocks to bring the overall correlation system together and
enable the different components to work faultlessly hand in hand.
The System Control combines all individual functions in the overall correlation sys
tem. The Data Output Control block enables, similar to a direct memory access (DMA)
unit, an automatic outputting mechanism for the correlated results via the data bus.

4.2.2.1

Register Map Block

The configuration register map block is the sole connection of the correlator unit to the
outside word and is thus the main part featured in the documentation of the correlator
unit. The aim is to create a universal interface to the outside. The registers are di
vided into status, control and configuration registers allowing the configuration of the
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different sub blocks in the Correlator Units as well as enabling individual and overall
system control. The configuration registers hold runtime specific configurations for
the Correlator Processor, the PRBS Generator System and the Data Output Control.
These configuration registers need to be setup before a function of the Correlator Unit
is enabled and may not be changed until that function has been completed. The status
registers indicate states and capture events that have occurred in the individual blocks
of the Correlator Unit. Any status event captured remains set until cleared by the user
to enable the recapturing of that event. Only a few signals represent instantaneous
states of the system. Because of the speed at which such instantaneous signals can
change it is only possible to capture a snapshot of such signals via the user interface.
The control registers are generally write only register which are used to generate con
trol pulses. The control pulses will in turn stimulate the system control block, the data
output block or specific functions within the correlator processor or PRBS generator.
A complete register map as implemented in the Correlator Unit is shown in table 4.3
below. A detailed description of the registers is attached in Appendix A.
Address
(Hex)
0x000
0x004

Register Name

Function

This register reflects the Version of the IP
This register contain implementation spe
cific Data
The following register are related to the correlator core
This register reflects the status of the Corre
coreStatus
0x008
lation IP
This register allows a independent control
coreControl
OxOOC
of the Correlation IP
This register configures the Correlation IP
coreConfig
0x010
This register sets the number of samples in
coreSampleLength
0x014
the sequence
This number sets the number of ram cells
coreBlockUsage
0x018
used in each block
This number sets the number of blocks
coreBlockNo
OxOlC
used in the system
version
hardwareConfig
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Address
(Hex)
0x020
0x024

Register Name

Function

coreCycleCount
coreCycles

This number can be used to limit the no of
Correlation cycles
The following registers are related to the entire system
This register is used to control the IP as a
systemControl
0x028
overall system
The following registers are related to the PRBS generating core
This register reflects the status of the PRBS
genStatus
0x02C
generator
This register allows independent control of
genControl
0x030
the PRBS generator block
This register contains the seed that is
0x034
genSeed
preloaded into the LFSR
This register contains the cyclic PRBS code
0x038
genTap
This register reads the current state of the
genLfsrRaw
0x03C
LFSR feeding the DAC
This register reads the current state of the
0x040
genLfsrInt
LFSR feeding the correlation core
This register contains the value passed to
genMaxDac
0x044
the DAC for a logic 1
This register contains the value passed to
genMinDac
0x048
the DAC for a logic '0'
This register contains a delay used to posi
genDelay
0x04C
tion the ACR in the result
This register is used to determine how
genClkPerSample
0x050
many system clock cycles are needed to ad
vance the PRBS generator
The following registers are used to control a collective read out of the corre
lated result
This register contains the controls over the
readoutControl
0x054
result register readout
This register contains the configuration bits
readoutConfig
0x058
for the read out mechanism
This register contains the maximum num
readoutNoBlock
0x05C
ber of blocks to be read back.
This register can limit the number of ram
readoutLocations
0x060
locations per block to be used in a readout
'
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Address
(Hex)
0x064

Register Name

Function

readoutMaxAddr

0x068

readoutMinAddr

This register can be used to define the max
imum address that is to be read back.
This register contains the minimum ad
dress to be read back.

Table 4.3: Correlator Unit register Map
The micro controller bus interface is a simple interface consisting of a 32-bit data
bus and a 24-bit address bus. The bus system is controlled using an enable line and
a read/write line to indicate valid transactions to the register set. The data bus also
interfaces to the correlated data. The data bus offers a pseudo DMA function via two
control connections to allow the correlator to output the correlated data automatically.
This is done via a request bus control line and grant bus control line.
The data output control block makes use of the direct bus control signals. This
block is only implemented to facilitate a fast reading of the correlated result. It can
be programmed to read the appropriate sub correlator memories via the register map.
The readout control register will then trigger the operation. The functions of the data
output control include a complete unrestrained result memory dump, a dumping of a
particular memory range specified by a maximum and minimum address or the outputting of data held in a predefined number of sub correlator blocks starting from the
first correlator. All possible modes can be constrained by setting a subsection of the
result memory of each sub correlator block. The execution of all function can be en
abled by starting at the smallest address and ascending through memory to the highest
appropriate address or starting at the appropriate highest address descending to the
smallest address. There are only a few functions which will be needed in most cases.
The other functions have debugging and demonstration value only.
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4.2.2.2

Correlator Processor Block

The Correlator Processor block represents the heart of the system. As shown in figure
4.8 it is subdivided into the Capture Block and the Correlator Block. The Correlator
Processors will implement the correlation algorithm as laid out earlier in this chapter.
A detailed break down of the control strategy is given in the subsections below. The
interfacing of the components within this block is straight forward and can be deduced
from the data flow and signalling as described in the subsections.

4.2.2.3

Capture Block

Figure 4.9 shows a block diagram of the capture block which is responsible for sorting
incoming samples into the correct cycle slots. The main component is a central piece of
memory with independent read and write ports for accessing and storing data simul
taneously. Controlled via a capture start line and a capture stop line, this block will
continuously accumulate data in the memory. The accumulation process is guided by
two control words. The sample length indicates how many samples are to be stored
in memory thus determines the amount of memory utilised; the sample output inter89

val is the other control word guiding the data flow in the Capture Block. The capture
block starts storing sampled data one clock tick after the assertion of the start signal.
A further control signal can be used to latch a memory zeroing function provided that
the capture block is not processing data. This function allows the start of a new corre
lation exercise by inhibiting the accumulation of the incoming samples to the current
samples in memory. The zeroing function disengages after the first full set of samples
has been acquired.
Capture Block
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Figure 4.9: Block Diagram of the Capture Block
The first sample that is captured is outputted to the Correlator Block accompanied
with the data valid signal going high for one clock period. Consecutive samples are
passed at the output passing interval rate, as specified by the control word, to the
Correlator Block accompanied with the data valid signal going high. The samples that
are passed to the Correlator Block also reside in memory and are ignored during the
next accumulation attempt by inserting zero into the accumulation unit instead.
The addressing of the memory for reading and writing the data is controlled via
two independent counters which run at a particular delay that was investigated dur
ing a timing analysis. The resetting of these counters limit the memory usage and as
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described earlier is controlled through the sample length control word.
A separate counter keeps track of the number of samples outputted. During sample
capturing this counter is reset whenever the memory addressing counters reset. An
exact timing analysis will provide the exact reset point.
The capturing process can be stopped any time via the stop signal. A positive edge
on the stop input will latch a request to stop signal which in turn will initiate a correla
tion completion routine. The correlation completion routine will commence under the
following conditions: the Capture Block is capturing samples as indicated by a signal
called running, the request to stop signal is asserted and the memory write counter re
sets to zero. Once in finishing mode, the Capture Block will set the incoming samples
to zero and stop the resetting of the sample output counter. Note that the sample out
put counter can not be reset after a transitions from running mode to finishing mode
has occurred in the Capture Block. When the sample output counter has reached the
full sample count it will trigger a complete halt of all operations within the Capture
Block and thus end the correlation process.
The two activity states of the Capture Block are running and finishing. These sig
nals are reflected in the "corr status" register. The status register also flags the occur
rence of a start event in the Capture Block in the same way, as the request stop event of
the capturing process.
For flexibility, simulation and experimentation of the system a fully parametrised
sizing of the Capture Block is required. The data bit width, the sample bit width and
the size of the memory shall be parameters passed to the synthesiser. The required
coding techniques will be discussed later.

4.2.2.4

Correlator Block

The correlator block performs the actual correlation processing as per the algorithm im
plementation. The algorithmic description of the correlation process breaks this func-
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Figure 4.10: Block Diagram of the Correlator Block
tion into a number of identical sub blocks. Each sub block is designed to perform a full
single ALU correlation over a short pN sequence. The daisy chaining of the individual
Sub Correlator Blocks with appropriate interconnects will increase the relative speed
of correlation compared to a single ALU correlator operation over a long pN sequence
length. The block diagram shown in figure 4.10 depicts the daisy chaining of the Sub
Correlator Block.
There is little extra logic required in the Correlator Block. The Sub Correlator Blocks
have a start input as much as a done output combined with a sample input and a sam
ple output. The daisy chaining simply connects the sample output of one Sub Corre
lator Block to the sample input of the next Sub Correlator Block in tandem. The same
is done between the done output and the start input of two adjacent Sub Correlator
Blocks. A 'use block' input provides an enable/disable function within each Sub Cor
relator Block gating the start input and thus inhibits a start signal when disabled. Each
Sub Correlator Block requires a separate data bus enable signal to facilitate the read
ing of the result memory locations. All other signals such as the parent PRBS input,
the data bus and the address bus are common to Sub Correlator Blocks. These com-
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mon features reduce the functional requirement of the Correlator Block to the daisy
chaining of a number of identical Sub Correlator Blocks, but necessitate a priority de
coder to enable a user defined subset of Sub Correlators Blocks and a partial address
decoder to control the individual address enable inputs of each Sub Correlator Block.
The sample input and the start input of the first Sub Correlator Block is connected to
the raw sample data output and the sample valid signal of the Capture Block respec
tively. The Correlator Block also creates an overall correlator busy signal based on the
done outputs of the individual sub correlator blocks to allow the detection of a corre
lation finishing event.
The block diagram for the Sub Correlator Block is shown in figure 4.11. The over
all operation of a Sub Correlator Block is a very simple. On triggering the start input a
number of assumptions are made about the configuration and operation requirements,
thus allowing the functionality to be as simple as possible. The Sub Correlator Block
provides a memory usage input word which needs to be static during the entire corre
lation process in a Sub Correlator Block. The memory usage is equivalent to and has
to match the output interval specified in the Capture Block. It is assumed that the par
ent PRBS is supplied during the operation of the Sub Correlator Block. When a start
signal is detected in a Sub Correlator Block, it will update an internal sample register
on the next rising clock edge and commence correlation. The sample gets added or
subtracted, depending on the parent PRBS, to all memory locations from 0 to the lo
cation specified by the memory usage input. On completion of that process the 'done'
signal is asserted and the sample is made available on the sample output of the Sub
Correlator Block. If the done signal and the start signal is asserted at the same time,
a new sample will be stored in the internal register. If the start signal is asserted one
or more clock cycles too early or too late operation will cease and the result if faulty.
A memory reset input, similar to the that of the Capture Block, can latch prior to the
start of a correlation operation and insert a zero as the memory read back value for a
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Figure 4.11: Block Diagram of the Sub Correlator Block
The data in the sub correlator blocks is accessible via the data bus system. The bus
enable signal enables a tristate buffer which patches the data from the read port of
the memory through to the data bus. The lowest address bits of the address bus are
patched to the address read port of the sub correlator memory if no correlation is in
progress. If however, a correlation is in progress the data bus will reflect the current
data read from the memory and the external address is ignored. The address decoder
in the Correlator Block decodes the next higher address bits from the address lines to
control the individual Sub Correlator Block enable line in conjunction with the micro
controller bus enable signal. This allows access to the result memory locations.
The runtime configuration words that are needed for the Correlator Block to oper
ate are the amount of memory that is required in each Sub Correlator Block during a
correlation and the number of Sub Correlator Blocks to be utilised.
Similar to the Capture Block, the components in the correlator block and Sub Cor
relator Blocks have to be parameter scalable. The parameters that need scaling are the
bit width of the sampled data, the size of the RAM used per sub correlator block as a
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power of 2^ and the number of Sub Correlator Blocks as a power of 2^. As a corollary,
the size of the memory in the Capture Block has its ideal value set at 2^+^

4.2.2.5
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Figure 4.12: Block Diagram of the PRBS Generator System
The PRBS Generator System contains two independent but identical PRBS Gener
ator Cores. A block diagram is shown in figure 4.12. The PRBS Generator System
adds a common control interface to the PRBS Generator Cores. One PRBS Generator
Core is designated to drive the MUT stimulus via the DAC. The other PRBS Genera
tor Core will provide the parent PRBS to the Correlator Processor. Both cores can be
controlled independently or together. When operating the two cores together, a user
defined delay, via an input to the PRBS Generator System, is inserted between the two
PRBS Generator Core start signals to achieve the right timing for a correlation process.
The stopping of the two PRBS Generators remains as two separate operations. The
delay control word is used to position the ACR peak within the correlation result. The
output from the MUT driver PRBS Generator Core is converted within the PRBS Gen
erator System into a binary word which controls the output levels of the DAC. The
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values that represent a logic 'V and a logic '0' are supplied via two user configurable
input words to the PRBS Generator System.
A PRBS Generator Core contains a configurable 32-bit LFSR and a set of control
interfaces. The LFSR generating polynomial is supplied through a tap configuration
input word and a mechanism to load a seed value into the LFSR is in place. The con
trols of the LFSR include a "load seed function" (pre-load), a start and a stop input as
well as a control word controlling the duration of a PRBS chip as a number of system
clock cycles.
The status output from this block is latched in the PRBS Generator System status
register. The status includes the starting and stopping events of both PRBS Generator
Cores, the starting of both cores as a system, as well as the occurrence of a pre-load
condition. The status register also reflects the instantaneous state of both PRBS gener
ator cores i.e. generating or stopped.
When using the System Control to start a correlation mn, it will automatically pre
load the seed value into the LFSRs to insure that both start from the same point.

4.2.2.6

Control of the System

The System Control Block is a gathering of all control signals within the Correlator
Unit to coordinate the sequencing operations required to run a successful correlation
process. A system control register is dedicated to the System Control Block provid
ing the functionality of the system to the user. It enables the user to execute an entire
correlation process as a setup in the configuration registers. Without the System Con
trol Block it is only possible to independently control the Correlator Processor and the
PRBS Generator System via their respective control registers. The two functions that
this block offers are starting and stopping of the correlation as an infinite process and
starting a correlation over a user defined number of correlation cycles. The System
Control Block generates the right timing sequence to start the PRBS Generator System
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followed by the Correlator Processor. The same procedure is done when stopping the
overall system by switching the different components off using the right timing signal
which insures that all activity within the corrector unit ceases at the right time.
Starting the system activates a counter that keeps track of the number of correlation
cycles that have accumulated in the Correlator Processor for the current correlation
run. The accumulated correlation cycles are reflected in the correlation cycle status
register. When starting the correlation process a fixed delay is used between the start
of the PRBS Generator System and the Capture Block in the Correlator Processor. This
delay accounts for the round trip propagation time of the stimulus PRBS to propagate
through the DAC onto the MUT and back through the ADC and the phase matching
FIFO into the Correlator Processors.
As described in the Capture Block and the Correlator Block a memory reset is ini
tiated with every start event of the system. The same is done for the PRBS Generator
Cores. Both cores are instructed to pre-load the seed value into the LFSR before the
system is started. These steps insure correct operation every time that the system is
exercised.
On stopping the correlation process from the System Control Block, either though
the stop function or because the maximum correlation cycle count is reached, it will
stop all components with the correct timings.

4.3

Implementation of the CCR algorithm in HDL

The last step in the development of the hardware correlator is a description of the
hardware in a form that a hardware synthesiser can interpret. There are two types of
synthesisers available for digital hardware realization: schematic capture of the circuit
showing all logic gates and flip-flops or a functional description using a hardware
descriptive language (HDL).
A hardware descriptive language approach uses a soft representation of logic and
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associated events that describe the functionality of digital hardware. Digital hardware
can be described as a cloud of conabinational logic with outputs that pass through
register nodes (arrays of flip-flops) to synchronise the varying propagation delays in
troduced by the combinational logic. The registers are updated synchronously by the
system clock thus providing overall system timing. Figure 4.13 depicts this process. A
HDL describe the registers and wires interconnects in the system as well as the com
binational logic clouds using standard programming syntax. The difference between
HDL and common programming languages is that all events occur concurrently and
not sequentially.

Output
Flip-Flop

0

Q

> Clk

Figure 4.13: Conceptual diagram of cloud logic and sync flip-flop
There are a number of HDLs which all serve the same purpose but use different syn
tax and structures. The main languages are Verilog and VHDL (VHSIC hardware de
scription language; VHSIC: very-high-speed integrated circuit). Both languages have
their strengths and weaknesses. This project is entirely written in Verilog because of its
simplicity and the speed of development of the digital circuit compared to VHDL. The
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draw back with Verilog is the lose structure of the coding which makes it easy to make
mistakes. However the speed of development combined with the ease of simulation of
a digital circuit is a clear advantage when using Verilog.
There are a number of other HDLs which are more advanced and provide higher
level coding styles that try to bridge the gap between sequential execution of software
programs and the concurrent execution of hardware description 'programs'. Some
of these Languages are System C, System Verilog, JHDL (Just-Another Hardware De
scription Language) and more. All these HDLs are designed to overcome the problem
of increased size and complexity of schematic capture with growing system complex
ity. Both approaches are used in integrated circuit (IC) design and application specific
integrated circuit (ASIC) design. HDL has realised its increased popularity with FPGA
usage, which offers the ability to test a given design implementation quickly through
the instant reconfigurability of the device. Hence FPGA and HDL have become a test
vehicle for IC design and verification.
HDL offers a range of coding styles according to the level of detail required by
the programmer. Gate level coding, as used in schematic capture, is a tedious way
of writing code. Structural and behavioural coding at higher level allow the usage of
conditional programming structure styles such as 'if', 'else' or 'case' statements. The
possibility of using the standard mathematical operators '+', '-', '*' and '/' also has a
significant effect on the speed of coding.

4.3.1

A Brief Introduction to Verilog

The introduction to Verilog is here by no means complete, but is sufficient to visualise
the basic constructs and illustrate how easy it is to write a block of code.
Verilog uses syntax elements from a number of programming languages such as
C and others. Verilog code is organised into modules using the key words module
moduleName (10, signals) ; and endmodule to frame the actual module. Each
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module is typically saved to a separate file named 'moduleName.v' . The lO signals
are specified as input, output or inout. There are two main types of signal: wire
instantiates a passive interconnect and reg instantiates a clocked register or a latch.
All signal instantiations and lO ports can represent an array structure using the [
upperLimit : lowerLimit ] identifier. Multi dimensional arrays are possible. Af

ter declaring all signals and registers within a module a logic description must follow
defining the logic on a register transaction level (RTL) using the always identifier or
simple combinational logic using an assign statement. In general, a register can be
described in one always statement only. But multiple always statements in a mod
ule are possible. A wire can be assigned a logical combination of other signals in an
assign statement, represent an input signal to the module or may be used to connect

an output of a sub module to logic within that module. A design hierarchy is archived
by instantiating modules within a module. The instantiation of a module uses the syn
tax
moduleNameinstantiatdModuleName(.lOSignalName(connectToSignal) ,

Modules can be instantiated multiple times thus allowing reuse.
The always block within the a module is the most important part of a system.
The sensitivity list that follows the always identifier defines whether a latch is im
plemented by specifying that all inputs to the always block will trigger the output to
change (@ (★)) or if a edge triggered register is implemented, @ (posedge elk). The
identifiers begin and end group the code list belonging to a statement similar in style
to parenthesis { } in C language.
The functional validation of Verilog and other HDL code types is achieved through
simple test fixtures that can be created using the same type or an even higher level of
coding. A test fixture or test bench in Verilog is a module that has no lO list and is thus
automatically detected by the design software as a test bench. Such modules are used
to generate a stimulation pattern for the module(s) under test. A simulator stimulates
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the module under test using the test bench and provides access to all signals within the
system for timing analysis. The design engineer can evaluate the signal and data flow
for correct behaviour.
The next few sections will provide a complete listing of the signals within the cor
relator algorithm as implemented in HDL. A complete timing analysis of all signals
within the correlator core was conducted and compared to simulation results of the
implemented modules to ensure correct operation. The timing analysis is not docu
mented in this thesis. Note that blocks as described in section 4.2 are implemented as
individual Verilog modules.
Some of the signals within a system implementation may change or have a specific
size that is dependent on design requirements for that system. To accommodate such
variation parametrisation of the system was build into the source code. Verilog offers
two specific ways of implementing such variables; A #define statement can be used
to define parameters just the same as in a C-Program. To overcome the problem of
overwriting a #def ine value by redefining it elsewhere in the code, Verilog offers the
parameter key word. A parameter is defined within a modules and gets a default
value assigned in the code. The difference is that parameters can be passed via a second
assignment list when a module is instantiated. This assignment will overwrite the
default value and thus avoid a random redefinition of the parameters. This construct
is used throughout the correlator hardware source code to provide flexibility.

4.3.2

Parameters

There are a number of parameters used in this system that need to be supplied at
implementation time of the correlator hardware. These parameters specify the size of
the overall system and can be matched to suit system requirements. The following
table represents the system parameters:
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Parameter
DATAWIDTH

NOBLOCKS

BLOCKWIDTH
RAWDATAWIDTH
ADDRWIDTH

Function
This parameter defines the bit width of all regis
ters and memory involved in the correlation pro
cess
This parameter represents the number of sub
correlator block to be implemented as a power
of 2
This parameter represents the size of the mem
ory per sub correlator block as a power of 2
This parameter is used to specify the bit width of
the sampled data stream
= BLOCKWIDTH + NOBLOCKS, it is used to de
termine the size of the capture memory

The amount of memory that is implemented via these parameters is directly related to
the maximum sequence length that the correlator can process. The overall system size
is dependent on the number of sub correlator blocks that can be controlled with these
parameters. Here the number of sub correlation blocks is directly proportional to the
speed of correlation.

4.3.3

Capture Block

The Capture block forms one of the main modules in the correlation process. This
section will provide a full list of signals in this module which can be related to the
block diagram as given in figure 4.9. The timing for this module has been cross check
with the functional requirements of the capture block using a custom test bench.
The input and output list for this block is given below:
• input elk — system clock
• input rsf — reset signal
• input start — this signal will start the capturing process and thus the correlation
process
• input stop — stop the correlation process as soon as the current capturing cycle
has finished
• input memRst — if capture block is idle it will assert the resetMemory signal
• input rawData — RAWDATAWIDTH-bit wide input of the sampled data stream
• output accumulatedData — DATAWIDTH-bit wide sampled data output to the
correlator block
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• output newData — signals that the sample on the sampled data output is valid,
thus starting the correlator.
• input blockUsage — BLOCKWIDTH-bit wide control input specifying the data
passing interval
• input sampleLength — ADDRWIDTH-bit wide control input specifying the mem
ory usage for the current correlation process, i.e. the sample sequence length
• output running — indicative output signaling that samples are captured
• output finishing — indicative output signaling that capturing has stopped but
the overall correlation has not completed
The bit width of some of the signals is specified via the parameters specified in the
previous sub section.
The mem.ory used in the Capture block is an instantiation of a generic parametrised
memory module providing two independent ports. One port is a read only port and
the other is a write only port. The parameters for the memory specify the bit width for
both ports and the address width for the address lines and thus the size of the memory.
This approach provides the flexibility of parametrisation and allows the reuse of the
memory block for different application.
The next section will describes all the internal signals within the capture block.
Most of these signal are inferred from the block diagram. Some signals are detailed
control signals that are not relevant in a core timing analysis as their function is only
required at start up and stopping of the system. The timing for these signals is worked
out during simulation if any related problems arise.

4.3.3.1

Signal Description

A list of all registers and wires in the capture block that are relevant in a timing analysis
are given in the list below.
• wire start — this is the same as the input signal
• wire stop — this is the same as the input signal
• wire memRst — this is the same as the input signal
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• wire signed rawData — RAWDATAWIDTH-bit wide is the same as the input
signal
reg signed accumulatedData — DATAWlDTH-bit wide register driving the out
put signal
reg newData — register driving the output signal newData and is a shifted once
version of newDataS
wire blockUsage — BLOCKWIDTH-bit wide is the same as the input signal
wire sampleLength — ADDRWIDTH-bit wide is the same as the input signal
reg running — this is used as an output signal and internal function enable sig
nal. This is a shifted version of runnings
reg finishing — this is used as an output signal as much as an internal enable
signal
reg sStart — this register forms a one bit shift register delaying the start input by
one clock tick and is used for edge detection of the start input
reg sStop — this register is used for edge detection on the stop signal
reg sMemRst — this register is used for edge detection on the memRst signal
reg sFinishing — this register is used as shift register shifting the finishing signal
by one clock tick and is used for internal control
reg runnings — is set first on detection of a +ve edge on start and is used to
initiate the capture block
reg blockCounter — BLOCKWIDTH-bit wide counter register counts as long as
running or finishing is asserted. The counter will reset when its value matches
the blockUsage signal
reg dataOut — this signal is asserted whenever the block counter resets
reg newDataSS — this signal is a shifted once version of dataOut
reg newDataS — this signal is a shifted once version of newDataSS
reg writeAddress — ADDRWIDTH-bit wide counter supplies the write address
to the memory
reg writeBack — this signal supplies the write enable input to the memory and is
dependent on runnings and running
reg readAddress — ADDRWIDTH-bit wide counter supplies the read address to
the memory
• wire signed readBackData — DATAWIDTH-bit wide signal is connected to the
read data port of the memory
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wire signed localContribution — DATAWIDTH-bit wide data mux (multiplexer),
muxing readBackData or zero into the adder depending on the accumulatorControl signal
wire signed rawDataGated — DATAWIDTH-bit wide data mux, which multi
plexes the rawData input or zero into the adder depending on the finishing signal
reg signed addedData — DATAWIDTH-bit wide added data from the adder
goes to the memory write port
wire accumulatorControl — this signal controls the accumulation process based
on memoryReset and dataOut
reg resetMemory — this signal will assert on a +ve edge of the memRst signal
provided that running and finishing are not asserted.
reg finishCounter — ADDRWIDTH-bit wide counter tracks the number of sam
ples that need to be passed to the correlator block
reg request Stop — this signal latches a +ve edge on the stop input and will initiate
the transition from running to finishing

4.3.4

Correlator Block

The correlator block forms another part of the main system design but does not require
a detailed analysis of timing itself. Instead a specification of the interface between the
Sub Correlator Block is required for this module.
The only parts in the Correlator Block that need to be considered are the instanti
ation of the daisy chained Sub Correlator Blocks, the enabling of a group of Sub Cor
relator Blocks and the addressing of the individual sub blocks to retrieve the resultant
data.
The NOBLOCKS parameter is used to determine the number of Sub Correlator
Blocks as

. The instantiation of the blocks is done using a generate state

ment which generates all wires required for the interconnects and calls the Sub Cor
relator Block instantiation an appropriate number of times. The data bus address de
coder, used to address the sub correlator blocks, is a instantiated module which uses
the NOBLOCKS parameter to determine the number of address bits to decode. This
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will allow the reconfiguration and generation of the system for different implementa
tion requirements. The same is done for the priority encoder that selects the number
of Sub Correlator Blocks involved in a correlation process.
A complete list of input and output signals is given below.
• input elk — system clock
input rsf — reset signal
input prhs — parent prbs input from PRBS Generator System
input busAddr — ADDRWIDTH-bit wide address bus is used for external read
ing of the result memory within the Sub Correlator Blocks
input busDataOut — DATAWIDTH-bit wide output of all Sub Correlator Blocks
(signal is tri-stated within Sub Correlator Blocks)
input busEnable — data bus enable signal
output sarnpledDataln — DATAWIDTH-bit wide input of the sampled data
input blockNo — NOBLOCKS-bit wide control input determines the number of
Sub Correlator Blocks used during correlation
input blockUsage — BLOCKWIDTH-bit wide control input passed to the Sub
Correlator Blocks
input start — start signal input passed to first Sub Correlator Block
output done — the done output is pulsing at the block usage rate as long any
Sub Correlator Block is operating
input memRst — input passed to the Sub Correlator Blocks

4.3.4.1 Signal Description
The wires and registers instantiated in the Correlator Block are given below. Note that
some signals are part of an array of signals marked with [], these arrays have size N
according to the required implementation based on the NOBLOCKS parameter, where
M —

,

The arrays are used to interconnect the Sub Correlator Blocks in the

described daisy chain.
• wire prbs — this signal is the parent PRBS and is common to all Sub Correlator
Blocks
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wire busAddr — ADDRWIDTH-bit wide address bus, of which BLOCKWIDTHLSB's are passed on to all Sub Correlator Blocks and the next bits, NOBLOCKS
wide, are used within the address decoder to generate the busAddrSelect signal
wire sampledDataln — DATAWIDTH-bit wide signal conveys the raw sample
from the Capture Block to the first Sub Correlator Block
wire busDataOut — DATAWIDTH-bit wide conveys the micro controller bus
data from all Sub Correlator Blocks to the outside world
wire busEnable — data bus enable is used in conjunction with busAddrSelect to
select the data outputs of the Sub Correlator Blocks
wire blockNo — NOBLOCKS-bit wide control signal is connected to the priority
encoder which in turn generates the blockSelect signal for the individual Sub
Correlator Blocks
wire blockUsage — BLOCKWIDTH-bit wide control signal is passed to all Sub
Correlator Blocks
wire start — connects to the first Sub Correlator Block to start off the correlation
process and pass on all samples
wire done — this signal bitwise ORs all Sub Correlator Block done signals to
gether to determine if there is still activity within the system
wire memRst — passes the memory reset function to all Sub Correlator Blocks
wire busAddrSelect — N-bit wide output of the address decoder is used to select
a particular Sub Correlator Block (each bit is connected to one Sub Correlator
Block)
wire blockSelect — N-bit wide output of the priority encoder determines the
number of Sub Correlator Blocks used in a correlation process (each bit is con
nected to one Sub Correlator Block)
wire net[N-l].dataIn — DATAWIDTH-bit wide data conveying signal, it con
nects to sampledDataln for Sub Correlator Block (0) and for all other sub Corre
lator Blocks (x) it connects to out[x-l].data
wire net[N-l].start — start input to sub correlator blocks, it connects to the start
input for Sub Correlator Block (0) and for all other Sub Correlator Blocks (x) it
connects to net[x-l].done
wire net[N-lJ.doneOut — done output of each Sub Correlator Block
wire net[N-l].done — used to generate the bitwise ORed version of all Sub Cor
relator Block done outputs
wire out[N-2].data — DATAWIDTH-bit wide data output passes the working
sample to the next Sub Correlator Block
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4.3.4.2

Interface Standard

The interface in the daisy chain consists of two main input and output signals. The
dataOut signal is directly connected to the datain of the next Sub Correlator Block.
The done output of one Sub Correlator Block also interfaces straight to the start input
of the next Sub Correlator Block. To keep this interface compatible with the accumelatedData and newData output of the capture block,the done signal validates that the
dataOut output is s3mchronous to the clock edge and that newData indicates that a
new accumulatedData sample from the Capture Block is transferred to the first Sub
Correlator Block. Thus, all Sub Correlator Block sample registers are updated on the
same clock edge.
The interfacing of the Sub Correlator Blocks is concluded by ensuring that all micro
controller bus select signals are driven individually through the address decoder men
tioned and that the blockUse signal is controlled via the priority decoder controlled by
the noBlocks signal. All other signals are commonly connected to the Sub Correlator
Blocks. Note the the busAddress input to the sub correlator blocks is only connected to
the least significant bits of the global busAddress signal defined as [BLOCKWIDTHrO].

4.3.5

Sub Correlator Block

The Sub Correlator Block is the actual heart of the overall system. A Sub Correlator
Block forms a complete correlation unit and is able to perform small scale full correla
tion. The input and output signals are given in the listing below.
• input elk — system clock
• input rst — reset signal
• input start — the start signal is used to mark the capture of a new sample
• output done — The done signal indicates the completion of a sample correlation
• input blockUse — this input signal is used to indicate that the block accepts a
new sample on a start signal
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• input husAddr — BLOCKWIDTH-bit wide address bus multiplexed to the read
port of the memory
• input busSelect — input signal to enable the data bus output tri-state registers in
combination with busEnable
• input blockUsage — BLOCKWIDTH-bit wide control input indicating the amount
of memory to be used within the block
• output busDataOut — DATAWIDTH-bit wide data output connected to the data
bus
• input busEnable — input signal to enable the data bus output tri-state registers
in combination with busSelect
• input dataPassln — DATAWIDTH-bit wide raw sample input from previous
link in daisy chain
• output dataPassOut — DATAWIDTH-bit wide raw sample output to next stage
in daisy chain
• input prbs — input for the parent PRBS
• input memRst — latch signal to clear the internal result memory
The Sub Correlator Block also allows scalability part within the overall system. The
result memory that is implemented uses the same memory module as the Capture
Block. The depth of the memory is determined by BLOCKWIDTH parameter to allow
different memory limits to be implemented. The data path width is determined by
the DATAWIDTH parameter which applies to the memory also. A complete timing
analysis for this block was performed using a block specific test bench fixture as this is
the most crucial part of the entire system. The test bench exercised the sub correlator
block to perform full correlation of short PRBS sequences.

4.3.5.1

Signal Description

A list and description of all signals within the Sub Correlator Block is given below.
Most of these signals required a detailed analysis which was achieved in a number of
simulations.
• wire elk — system clock
• wire rst — reset signal
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• wire startint — this signal combines the start signal and the blockUse signal
using a logic & function and thus disables the block if the blockUse is not asserted
• reg running — this signal is used internally to indicate the operation of the Sub
Correlator Block
reg done — the done signal is used to indicate the completion of the correlation
of a sample run and validates the raw sample for the next Sub Correlator Block
wire blockUse — this signal is used to gate the start input signal
wire addData — DATAWIDTH-bit wide signal muxes the readBackData output
from the memory in the system to the add/subtract unit using the memory reset
signal which inserts zero when asserted
reg addedData — DATAWIDTH-bit wide register implementing the add/subtract
unit, it is connected to the write data port of the memory
wire dataOutInt — DATAWIDTH-bit wide data is connected to the data output
of memory which in turn it is gate into addData and busDataOut
wire busDataOut — DATAWIDTH-bit wide output wire represents a tri-stated
version of the dataOutInt using busEnable and busSelect
reg currentData — DATAWIDTH-bit wide register holds the current raw data
sample that is to be processed
wire readBackData — DATAWIDTH-bit wide signal connects to the read back
port of the memory and is gated into addData
wire busAddr — BLOCKWIDTH-bit wide input signal represents the external
data bus read address
wire memAddress — BLOCKWIDTH-bit wide connects to the read address port
of the memory and multiplexes the readAdrress and busAddr signal based on
the logic function (running & sRunning)
reg readAddress — BLOCKWIDTH-bit wide counter is used to control the read
back of the memory when correlating, it resets to zero when it reaches the values
specified by blockUsage
reg writeAddress — BLOCKWIDTH-bit wide counter which connects to the write
address port of the memory When the counter is active during correlation, it will
reset to zero when it reaches the values specified by blockUsage
wire busSelect — input signal is used to control the tri-state of the busDataOut
signal
wire blockUsage — BLOCKWIDTH-bit wide input signal is used to determine
the number of samples to be processed within a Sub Correlator Block
wire new — this internal signal controls the latching of a new rawSample into
the currrentData register

110

• wire prbs — input signal representing the parent PRBS. It connects to the add/sub
input of the adder subtracter unit
• wire writeBack — this internal signal is used to control the write enable pin of
the result memory
• reg resetMem — this signal latches on a positive clock edge of memRst provided
that running is not asserted
• reg sRunning — this signal is a one clock tick shifted version of running and is
used within the Sub Correlator Block to gate various signals
• reg sStart — this signal is a one clock tick sifted version of the start signal and is
used for edge detection
• reg sDone — this signal is a one clock tick sifted version of the done signal and
is used for edge detection
• reg sMemRst — this signal is a one clock tick sifted version of the memRst signal
and is used for edge detection

4.3.6

PRBS Generator Block

The PRBS generator Core is a combination of two identical sub blocks each instantiat
ing a linear feedback shift register (LFSR) in a separate sub block. The PRBS generator
block is explained in the most simple manner possible for completeness sake. An indepth analysis of all signal transaction has been performed using simulation and was
subsequently validated through correlation testing. Part of this module found applica
tion in most test benches to generate a PRBS for the unit under test. The shift register
implemented in this module is based on the Galois implementation as described in
section 2.1.1.
The input signal list to the to the PRBS Generator Core is given below.
• input elk — system clock
• input rst — reset signal
• output genStatus — 8-bit wide status signals. An exact definition of theses sig
nal can be found in the correlator datasheet
• input genControl — 10-bit wide bus combining the individual control signals.
An exact definition can be found in the correlator datasheet
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• input genSeed — 32-bit wide input signal which holds the seed value that is
loaded into the LFSR on resetting of the PRBS generator
• input genTap — 32-bit wide input signal which specifies the tap points for the
LFSR and has to be stable during operation. The operator has to make sure that
the value generates a valid pN sequence
• output genLfsrRaw — 32-bit wide output signal which reflects the current state
of the LFSR driving the MUT
• output genLfsrInt — 32-bit wide output signal which reflects the current state of
the LFSR driving the correlator unit
• input genMaxDac — 10-bit wide input signal representing the binary value out
putted to the DAC as logic 1
• input genMinDac — 10-bit wide input signal representing the binary value out
putted to the DAC as logic 0
• input genDelay — 32-bit wide input signal indicating the delay as number of
clock cycles between the start the Raw LFSR and Int LFSR when running the
PRBS Generator as a system
• input genSamplesPerClk — 32-bit wide input signal indicating the number of
delay clock cycles used to influence the PRBS clock speed
• output dacData — 10-bit wide prbs modulated data stream used to drive the
DAC
• output corePrhs — prbs output driving the internal correlatorUnit
The PRBS Generator Block consists internally of a two identical PRBS Generator
Cores A PRBS Generator Core is internally constructed of a LFSR Core and some con
trol logic. The functionality that the PRBS Generator Block adds to the Generator cores
is purely based on the requirements to synchronised the PRBS Generator Cores and
create a system control interface. The signal description below intermixes the signal
within the sub modules and omits any duplication of signals.

4.3.6.1 Signal Description
The signal list shown below is partially complete and is intended to reflect the overall
operation of the PRBS Generator core.
• wire elk — system clock
• wire rsf — reset signal
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wire genStatus — 8-bit wide status signal, combining different status signals into
an output bus
wire genControl — 10-bit wide control signals which are assigned to individual
functions of the Generator System
wire genSeed — 32-bit wide LFSR initialisation signal which is passed as the seed
signal to the LFSR cores
wire genTap — 32-bit wide LFSR generating tap signal which is passed to the
LFSR cores
wire genLfsrRaw — 32-bit wide output signal reflecting the current state of the
LFSR which generates the PRBS stimulus passed to the DAC
wire genLfsrlnt — 32-bit wide output signal reflecting the current state of the
LFSR which generates the PRBS used by the correlator core
wire genMaxDac — 10-bit wide input signal which provides a numerical value
assigned as a logic '1' on the DAC
wire genMinDac — 10-bit wide input signal which provides a numerical value
assigned as a logic '0' on the DAC
wire genDelay — 32-bit wide input signal providing a the number of clock ticks
which are used to delay the start of the Int PRBS generator after the Raw PRBS
Generator has been started
wire genSamplesPerClk — 32-bit wide input signal which is used to stall the PRBS
Generators by the number of clock ticks specified to reduce the PRBS chip rate
reg dacData — 10-bit wide output signal providing the PRBS modulated data

stream as the PRBS stimulus onto the MUT
wire corePrbs — this is the generated PRBS used to provide the parent PRBS to
the correlator core
reg delayCount — 32-bit wide counting register which starts counting on a Gen

erator system start signal and stops counting when it reaches the value provided
by genDelay at which state the system triggers the startint signal
reg sStartSystem — this signal is a one clock tick sifted version of the startSystem
signal used for edge detection
reg startIntSys — this internal signal goes high when delayCount = genDelay

and triggers startint
reg state — is an internal register which determines if the PRBS Generator system
is running or has been stopped.

wire preloadPulse — this signal is generated from preload and sPreload and
latches the seed value into the LFSR
• reg sPreload — this signal is a one clock tick sifted version of the preload signal

used for edge detection
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• reg sStopInt — this signal is a one clock tick sifted version of the stopint signal
used for edge detection
• reg sStopRaw — this signal is a one clock tick sifted version of the stopRaw signal
used for edge detection
reg sStartInt — this signal is a one clock tick sifted version of the startint signal
used for edge detection
reg sStartRaw — this signal is a one clock tick sifted version of the startRaw
signal used for edge detection
wire preload — is connected to one of the external control signals and will load
the seed value into the LFSR
wire start System — is connected to one of the external control signals and will
start both PRBS generators using the genDelay between starting the Raw and the
Int generator
wire startRawCon — is connected to one of the external control signals and starts
the raw PRBS generator
wire startIntCon — is connected to one of the external control signals and starts
the internal PRBS generator
wire startRaw — this signal starts the raw PRBS generator through muxing the
StartRawCon and the startSystem signals
wire startint — this signal starts the internal PRBS generator through muxing
the StartIntCon and the startIntSys signals
wire stopRaw — is connected to one of the external control signals and will stop
the Raw PRBS generator immediately
wire stopint — is connected to one of the external control signals and will stop
the internal PRBS generator immediately
wire runRaw — this is a signal indicating that the Raw PRBS generator is active
wire runint — this is a signal indicating that the internal PRBS generator is active
wire prhsRaw — this is the binary output from the Raw PRBS generator which is
used to create the DAC values
wire start — this signal is internal to the PRBS Generator Core and will start the
generation of a continuous PRBS stream
wire stop — this signal is internal to the PRBS Generator Core and will stop the
generation of the PRBS stream
• reg enable — this register is internal to the PRBS Generator Core and and will
enable the advancing of the LFSR, enable is asserted when sampleCount = 0 and
running is asserted
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reg sStart — this register is internal to the PRBS Generator Core and is a one
clock tick sifted version of the start signal used for edge detection
reg sStop —this register is internal to the PRBS Generator Core and is a one clock
tick sifted version of the stop signal used for edge detection
reg run — this register is internal to the PRBS Generator Core and indicates that
the core is generating a PRBS stream
reg sampleCount — 32-bit wide internal register for the PRBS Generator Core
which keeps counting as long as run is asserted. The counter will reset to zero
when it reaches the value specified in the genSamplesPerClk signal
wire preload — is a signal internal to the LFSR core and is connected to the
preloadPulse signal
wire tap — 32-bit wide signal internal to the LFSR core and is connected to the
genTap signal
wire seed — 32-bit wide signal internal to the LFSR core and is connected to the
genSeed signal
wire PRBSOutput — is a signal internal to the LFSR core and represents the PRBS
output from the core
reg LFSR — 32-bit wide register internal to the LFSR core which is the PRBS
generating core
wire tapValue — 32-bit wide signal internal to the LFSR core
wire shiftValue — 32-bit wide signal internal to the LFSR core which represents
the next shift and exclusive ORed values of the LFSR

4.4

Simulation in HDL

The Simulation of a HDL design proposed is the key to a successful implementation.
As the reader might notice, all the descriptions of the signals in section 4.3 above look
confusing but are the result of a lot of thought. The fact is that the overall system will
interlink all these signals using combinational logic and gating registers. To at least
ensure that the 'confusing part' remains correct a simulation of the system is needed.
The simulation process instantiates a module in a test bench and stimulates the input
signals using appropriate patterns. The designer gets access to all internal signals as re
quired by the designer. All signals are displayed as a trace of the transaction as shown
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in the screen shot in figure 4.14. These traces show the system behaviour as imple
mented in the HDL using ideal or estimated signal propagation delays. The accuracy
of the simulation is dependent on the selected simulation type. A Behavioural Sim
ulation shows ideal and instant signal changes, whereas Post-Translate, Post-Map or
Post-Route Simulation takes propagation delays of the individual signal into account.
In most cases it is sufficient to run Behavioural Simulations as all other simulations are
implementation specific. The implementation tool for FPGA incorporates a detailed
timing analysis of a system during synthesis and implementation it. The timing anal
ysis includes a maximum recommended clock speed which can be seen as a summary
of a detailed overall simulation.

Figure 4.14: Screen shot ofModelsim PE simulating the PRBS correlator core
The timing requirements from the previous sections has to be matched with the
Behavioural Simulation of the individual blocks to insure correct operation of the indi
vidual modules. The next section will go into the strategy of the simulation and give an
overview of the work involved in the simulation of the system. A detailed simulation
plan is not given as it would exceed the scope of the thesis.
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4.4.1

Simulation Strategy

This project has been simulated using ModelSim PE, a HDL simulation tool from Men
tor Graphics. ModelSim PE ties into the Xilinx FPGA development tool chain ISE and
thus allows a seamless design and verification of a system.
For the given design it is of vital importance to break the simulation into small
blocks, with testing of most modules on their own. Besides the standard methodology
of design and test on a small scale, it should be emphasised that due to the random like
nature of this system small errors might not be spotted in the results due the minute
ness of such errors. The crucial timing modules in this case are the sub correlator block,
the capture block and the PRBS generator block. The important parts to check within
these blocks are the correct behaviour of the control lines and the data flow in the pro
cessing part of the system.
In cases where overall connectivity is the main function of a module it is sufficient
to cross check the interconnects between the blocks on the automatically generated
block diagram view of the Xilinx ISE. Connectivity is dependent on functionality of the
individual modules and consequently this kind of verification is necessary for complex
interconnects. For the overall correlation unit it is important to conduct a full system
level simulation. Such a simulation shall only verify that a know input generates a
known output. In the case of a undesired output it is quiet difficult to determine the
cause of the failure and detailed output data analysis is required.
The following subsection give a brief insight into the individual blocks and the
simulation strategy.

4.4.2

Simulated Modules

The verification techniques that were used to validate the sub correlator blocks, the
capture block and the PRBS generator are detailed simulations. For example: a sub
correlator block is equivalent to a full correlator using a single multiply and accumu117

lation stage. Thus if a short PRBS is supplied for correlation together with a clock and
the right start signals, it should be possible to generate a CCR plot and extract the cor
related data through the output data bus. Once such a test is successfully run, it can
then be assumed that the sub correlator block is behaving as expected.
The verification process is also approached from the user end of the system. The
key point here is the exchange from RS-232 command to data bus transaction. This part
needs to be simulated using a test bench which creates an RS-232 stream of characters
that mimics a bus transaction command. The verification is used to visualise the correct
behaviour of the RS-232 converter.
A system level simulation is performed for the correlator processor and the overall
correlator unit whereby the control for the correlator unit is based on microcontroller
bus transactions. The simulation of the correlator processor requires block specific
control inputs and is thus more complicated.
The top level simulation of the overall system is limited to the functionality of the
individual top level blocks such as the ADC and DAC interfaces. Simulation, as a ver
ification method, for these blocks is limited and the main validation work was carried
out via practical testing using incircuit signal monitoring.
Incircuit signal monitoring is another verification strategy. A signal analyser is in
troduced into the HDL code which is then able to monitor any digital signal in the
FPGA. The capture of signals is controlled through trigger events and data readout is
done via a separate debug interface port. Xilinx provides ChipScope Pro as a signal
analysis tool. ChipScope automatically generates a soft logic analyser core which in
terfaces directly to user specified signals in the costume HDL core. The software can
than access the data captured in the FPGA via a debugging port and display the se
lected signal traces. This methodology was particularly useful for the interface from
the ADC to the FPGA as the data and the physical interconnect coming from such an
ADC interface can not be simulated as it is subject to uncontrollable signal timings.
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4.5

Hardware Implementation

The hardware implementation forms a seamless step between simulation and real
world system implementation. This phase is similar to the simulation steps and vali
dates the system components bit by bit. This time, however, it is not possible to per
form these steps from the inside out, but start at the user interface and work back into
the system. In this way a constant debugging effort is used to eliminate small bugs
in the system that are not easily found during simulation. Working from the outside
into the system allows stable access to the system as the verified pieces start working
together. These debugging steps will go hand in hand with case specific simulations
and hardware feedback via debugging LED's.

Figure 4.15: Images of the FPGA board
The hardware that was used to implement the correlator is a Xilinx Vertex II Pro
FPGA mounted on a XUPV2P development board. Figure 4.15 shows a picture of
the board. This board is tailored towards embedded computing design and offers no
interface to the analogue world. The essential peripherals for this project are the RS232 level converter and the four LED's for debugging. The ADC and DAC required
are connected via the expansion headers. Both, ADC and DAC are Analogue Devices
chips mounted on their respective development boards. The ADC is a AD9626 12-bit
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converter capable of capturing up to 250MSa/S. The development board uses two 20pair high speed differential connectors from Tyco to interface which are incompatible
to the high speed 100 pin Hirso connector on the XUP board. To achieve electrical
connectivity a small converter board 4.16 was designed and constructed by keeping
tracks short and orderly to reduce parasitics for best signal propagation. The lO stan
dards used by the FPGA and ADC chips in the given configuration did not match as
the FPGA required a 3.3V LVTTL input and the ADC provided 1.8V CMOS standard
outputs. The DAC is a AD9751 chip capable of reproducing up to 300MSa/S with a
10-bit resolution per sample. The development board was somewhat easier to connect
to the FPGA board as it uses two 40-pin 2-row header connectors. A standard 40-pin
ribbon connector was sufficient to interface the DAC to the low-speed connector of the
FPGA board. The clock signal supply to the ADC and DAC development boards are
supplied via SMA connectors which are incorporated on the interface board between
FPGA and ADC 4.16.

Figure 4.16: Images of the adapter board interfacing FPGA and ADC
This section will describe the steps that where taken to generate a working imple
mentation of the correlator system.
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4.5.1

Testing Steps

Once it is assumed that the internal correlation core is fully tested and will perform
as anticipated, it was then necessary to get the real world interface to work. The first
tock is to check the user interface of the system. Since the user will communicate in
this implementation of the system via a RS-232 connection with the correlator it has
to be tested and be declared fit for purpose. Once the user interface is functioning, it
needs to be ensured that the data to and from the real world is transferred correctly via
the data interface. These parts are quiet tedious and require design skills to get them
to work properly. The following subsections go through some details of the functional
verification and concludes the chapter on the verification of the correlator hardware.

4.5.1.1

RS-232 to Register Transaction

Even though a trivial of the shelf RS-232 UART HDL core [17] was used in this project,
it had to be ensured that this part works in the real world as expected. The verifica
tion of the UART core was the starting point of the implementation process. The first
implementation test on the XUP FPGA board was internal serial feedback of the RS232 signals to test the pin assignment. The second test was a parallel data feedback
through the UART receiver core and back to the host via the UART transmitter core.
Once these basic tests are passed, a further step of complexity is added to the sys
tem by connection of the UART core to the microcontroller bus transaction converter
module (command processor) via a basic register map. The command processor is
controlled by a state machine. To debug this state machine and find the right clues
if something goes wrong, it was connected to the feedback LED's which signals the
current states of the state machine. The verification process of the system was done by
reading and writing registers from a Terminal program by typing register transaction
commands to observe the system response. This process goes hand in hand with debug
simulations of that system whenever a problem was encountered within the system.
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4.5.1.2

Digital To Analog Converter

The functionality of the DAC interface is completely independent of the UART inter
face. Thus an independent series of tests was required to get the DAC to work together
with the FPG A. The main challenge here was the correct timing of the digital data inter
face. The AD9751 DAC used in this project offered two different data interface types.
A single high speed parallel data interface accepting all 10-bits per sample on each ris
ing edge of the sample clock. An alternative to this approach is a dual data port which
takes two parallel 10-bit samples at half the sample rate. The DAC uses an internal
phase locked loop (PLL) to multiply the sample clock by two when in dual port oper
ation mode. The advantage of the the dual port data configuration is that the physical
interface can run at a lower clock speed and is thus less susceptible to signal propa
gation timing mismatches. For more information on the DAC chip please refer to the
datasheet [18].
It was decided in this project to use the dual data port configuration to minimise
such timing problems. The required DAC sample rate for this project is lOOMHz. This
implies that the dual data port sample rate is 50MHz which is equal to the data port
clock rate and that the maximum rate of change on the data port is equal to 25MFIz.
These are relatively low frequencies which should not be a problem for the physical
interface. The physical interface can be seen in figure 4.17.
The HDL part and its verification is rather simple as it only requires the buffering
of two samples and the division of the system clock by two to generate the appropriate
signals for the DAC. In the actual verification process a binary stream of 10-bit numbers
is generated in the FPGA that should cause the DAC to generate a staircase analogue
output. This simple HDL core is loaded into the FPGA and connected to the DAC
converter core. The functionality was verified using an oscilloscope in the real world
and a simple HDL test bench for the simulation and validation of the signals.
This functionality of the DAC was rather easy to implement and did not cause any
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Power Input

Figure 4.17: Images ofDAC board with interconnects
great difficulty.

4.5.1.3

Analog To Digital Converter

The ADC core is somewhat more challenging as it has to generate the system clock
for the AD9626 ADC chip from Analog Devices and at the same time recapture the
incoming digitised data. The ADC offers, similar to the DAC, two different data port
arrangements: a simple single parallel port transferring one sample per system clock
pulse and a dual port arrangement transferring two sample at half the sampling rate.
To avoid problems associated with propagation delays at high data rates of lOOMSa/S,
it was again decided to use the dual port arrangement. For more details on the opera
tion the ADC converter refer to the datasheet [19].
The problems of resynchronisation were time consuming to solve and much harder
to get right than the interfacing to the DAC. The first thing to note is that the ADC sam
pling clock was directly derived from the lOOMHz system clock and sent to the ADC
via an SMA connector. The ADC in turn generates a half rate data clock at 50MHz
which had a random phase delay in relation to the system clock. Resynchronising the
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incoming data requires some skill as the matching between two different clock do
mains in the digital world is an art in itself [20]. The final solution of the phase match
ing and the data reordering was solved using a phase matching FIFO that supports
the intake of data at exactly half the rate of reading of the FIFO. This FIFO core was
obtained using the Xilinx Core Generator, a HDL library that contains a large number
digital function which can be customised to suit the needs of the project.
A second part of the debugging tack was the SPI interface to control the configu
ration registers in the ADC chip. The debugging of this feature was shared between
simulation and real world monitoring of the SPI interface using an oscilloscope.
The debugging process of the ADC core also involved the usage of ChipScope to
perform a manual data recognition of the ADC sample stream. It was found very
quickly that the first attempts to read the incoming data were producing a high error
rate. Flowever the introduction of the phase matching FIFO stabilised the ADC data
within the FPGA.
4.5.1.4 Final System Test
Once the external interfacing components of the system where proven to work, it was
time to assemble the entire system and do a number of test runs. The first test was
to stimulate the correlator processor using an internal digital loop back of the PRBS
generator core. This test combined a large number of validation steps for the correlator
core in real life. Besides the validation of the processing and the generation of the ACR
peak, it was also possible to gain an insight into propagation delays that occur in the
signal path between the DAC output and the ADC input. It was also an opportunity
to test minor functions like the automatic readout of the correlation memory and the
formatting of large strings on the RS-232 port.
As a final test of the overall system functionality an analogue loop back test was
conducted using the DAC to output the stimulation PRBS and recapturing it with the
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ADC. It was possible to see that a clear ACR peak was generated by this simple exper
iment.
The testing of the system and the constant reconfiguration of the correlator core
using the somewhat tedious entry of the register values led to a final add-on to the
system. A simple scripting facility to allow the automated reconfiguration was needed
to setup and run entire test at the click of a button.
A picture of the complete hardware correlator prototype is shown in figure 4.18.

4.5.1.5

Scripting Register Transaction

The finding that the typing in of values to mimic register transactions is tedious and
very repetitive led to the development of a very simple command line c-program that
is able to interpret a text file. The program is able to send some of its content as a text
file via the serial connection to the correlator core and process the expected results. The
c-program was then further developed to capture the incoming data stream during
readout of the correlation memory and save the values to a file.
It was now possible to run a script file to perform a correlation and save the results
into a file. As the return values from the correlator were represented in readable hex
adecimal ASCII code, it was not difficult to load the results into Calc spreadsheet [21]
(Excel equivalent) and plot the result graphs.
With this simple but effective tool chain it became possible to run any kind of cor
relation in a reasonably short time. There is, however, still room for improvement on
the processing and displaying of the correlated data. A full graphical user interface
(GUI) would be a beneficial addition for demonstration purposes of the speed of the
correlator.
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Figure 4.18: Images of the FPGA hardware correlator test setup
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4.5.2

System Verification

The verification of the overall correlator system design was a done through compari
son with experimental results obtained at the Tyndall National Institute [22]. A large
number of the tests that were previously done using the software correlator setup were
repeated using the newly developed hardware correlator. These test results are pre
sented in chapter 5 and compared with the experimental test results.
As a conclusion to the development of the Hardware correlator it can be stated that
a fully functional and very efficient piece of hardware was developed which proved to
work satisfactorily as evidenced with the CCR results obtained from cable testing.
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Chapter 5
Validation of the Hardware through
Testing
The Correlator hardware, that resembles a prototype like set-up in figure 4.18 could be
further developed into a standalone testing unit was validated at the Tyndall National
Institute. The cable fault tests that were conducted are repetitions of those that were
previously conducted on the Coaxial cables as described in chapter 3.2.1 using the Tyn
dall test set-up described in chapter 3.1.4. The HW correlator as shown in figure 4.18
has a single test interface in the form of an BNC-Tee piece which is equivalent to that
of the discreet test set-up. The main difference between this test set-up and the one
utilised previously is the fact the that no further processing of the test data is required
as all correlation steps are performed within the hardware. The differences in the tests
carried out using the HW correlator are in the subtleties of the internal correlator con
figurations which will yield the same results but utilised different parameters. Thus
some of the tests are repeated using the same cable configurations but with a different
correlator setup.
The hardware correlator is, as previously described, a complete digital process
which utilities an ADC and DAC as the analogue front end. The HDL for the cor
relator core has been synthesised using the following parameters:
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DATAWIDTH

= 25,

NOBLOCKS = 6, BLOCKWIDTH = 8 and RAWDATAWIDTH = 12. This results in a hard

ware processor which uses a 25-bit data processing width which results in a minimum
and maximum result value of —16777216 and 16777215 respectively. The system con
sists of 2® = 64 sub correlator blocks each capable of processing up to 2® = 256 result
samples which allows a maximum sample sequence length of 64 * 256 ^ 16384. The
RAWDATAWIDTH parameter indicates that the ADC produces a 12-bit signed sample.

The Xilinx ISE synthesis tool reported for this configuration a FPGA device utilisation
as described in table 5.1. The user control is realised through an RS-232 connection
which provides access to the control registers.
Device Utilization Summary [xc2vp30-7ff896l
Logic Utilization
Used
Available Utilization
27,392
7,452
Number of Slice Flip Flops
27%
13,065
27,392
47%
Number of 4 input LUTs
Logic Distribution
8,966
13,696
65%
Number of occupied Slices
8,966
8,966
Number of Slices containing only related logic
100%
0
8,966
0%
Number of Slices containing unrelated logic
14,680
27,392
53%
Total Number of 4 input LUTs
12,937
Number used as logic
1,615
Number used as a route-through
128
Number used for Dual Port RAMs
Number of bonded lOBs
63
556
11%
Number of bonded
1
lOB Master Pads
1
lOB Slave Pads
136
65%
Number of RAMB16s
89
5
16
31%
Number of BUFGMUXs
3
8
37%
Number of DCMs
Table 5.1: Correlator FPGA device utilisation

The initialisation of the HW and the setup for a single test requires a number of
register transactions and a scripting program was developed which allows the execu
tion of a script that will setup and initiate a complete correlation in a single step. This
129

mechanism also provided the possibility of changing the correlator parameters rapidly
as this can be done by changing the appropriate values in a text file. However easy the
changing of the correlator parameters might be, it is up to the user to create a con
figuration that is correct and will work properly. A number of restraints as described
in chapter 4.1.2.2 need to be observed and taken care of at all times as the hardware
implementation does not perform any sanitary check on the correlator configuration.
This results in the need to repeat the same test using variations of the correlator set
ting to prove that the proper functional configuration produces the same correlation
results.
The format of the file scripting is somewhat rudimentary as the commands are sim
ply based on register read or write instructions. Each register transaction instruction
consists of the command operation followed by a hexadecimal address and in the case
of a write command this is followed by a hexadecimal 32-bit register value. An exam
ple of a script file is shown in figure 5.1. This file reflects the correlation setup used
to obtain all major results in the next section. To decrypt the correlation script file it is
essential to be able to convert the values shown in the script to decimal or binary as
required by the Correlator Manual shown in appendix A.
The correlated result is captured through a command within the correlation script
file. The correlator scripting tool downloads the correlation result data when prompted
by the script and saves the result into a capture file. Besides saving the result it also
translates the hexadecimal characters into signed binary values and appends these in
a 'comma separated value' (.csv) file format for the actual data received from the HW.
It is thus possible to open the capture file using programs like Excel or MATLAB to
generate graphical representations of the results.
In order to run a successful correlation it is essential that all parameters of the HW
correlator are configured correctly at all times. A hardware system reset will bring the
correlator into a usable state that generates a 1023 chip PRBS which will be correlated
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File: correlationTestlObit.txt
$R000000
$R000004
$r00003C
$r000040
//core config
$w000010_00000000
//coreSampleLength
$w000014_000003FE
//coreBlockUsage
$w000018_0000001F
//coreBlockNo
$w00001C_0000001F
//genTapRegister
$w000038_00000240
//coreCycle (38)
$w000024_00000026
//DAC high value
$w000044_000000F0
//DAC low value
$w000048_00000010
//delay cycles
$w00004C_00000046
//readout Block Use
$w00005C_0000001F
//readout Locations
$w000060_0000001F
//readout Config
$W000058_00000003
//Max readout register
$w000064_00000040
//Min readout register
$w000068_00000000
//Core Status
$r000008
//Gen Status
$r00002C
//Start correlation
$w000028_00000001
$r000008
$r000008
//Start readout
$W000054_00000002
* //Capture Data to file, will wait until finished
//Internal LFSR
$R000040
//generator status
$R00002C
//generator status
$W00002C_000000F3
//generator status
$r00002C
//core status
$r000008
//core status
$w000008_0000003F
//core status
$r000008
$r00003C
$r000040
$r000020
$r004000

Figure 5.1: Correlator Control Script File Sample
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correctly using some default setting. However during the tests conducted, a complete
set-up was programmed to the correlator unit as defined in the initialisation section
of the correlation script file each time a test was run. The correlator setup task can
be construed as a grouping of a number areas that need to be configured before a
successful correlation is possible. The set-up of the LFSR as a PRBS generator; the
correlator core internal parameter settings such as sampling passing interval, memory
usage, PRBS length and the odd/even core arrangements (which is not detailed in this
thesis); the output amplitude of the DAC and thus the amplitude of the parent PRBS
and the correlator control mode to limit the operation to pre-set a number of correlation
cycles are the tasks that can be grouped during correlator initialisation.
The first series of tests that were conducted determined a usable set of values for
the DAC amplitude. This was necessary as a minimum threshold was required be
fore any useful results could be generated. Once this threshold was established, test
ing commenced for the Coaxial cable using different lengths and different termination
impedance's.
The main concern for the operational integrity of the HW correlator was verifica
tion of the CCR method that was developed in section 4.1.2.2 which provides a sanity
check for all possible configurations of the correlator core. Thus a number of tests were
run repeating known cable setups to prove that the correlator core configurations are
valid. The registers that were changed and tweaked during this test series were the
coreSampleLength, the coreBlockNo and the coreBlockUsage registers.

Some of the results obtained have been previously verified using the simulations
of the HW correlator during the hardware implementation phase. Nevertheless it was
necessary that the correlator was validated in real life test environment to prove its
functionality and substantiate its accuracy.
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5.1

Testing on Coaxial cable

The coaxial cable that was previously tested in section 3.2.1 was retested using the
HW correlator set-up and the following correlator settings as shown in 5.1. The LFSRs in the correlator core were set-up to produce a 1023 chip PRBS at a system clock
speed of lOOMHz. As the sampling rate of the MUT response has a maximum value
equal to the system clock each PRBS chip interval is thus sampled with one sample
per chip. This differs from the previous test set-up where each chip is represented
by 5 samples. The coreSampleLength value is set to 1023 as the test PRBS has a
length of 1023 chips and is thus sampled at one sample per chip. This implies that
coreBlockNo and coreBlockUsage have to be setup in a way that coreBlockNo
X

coreBlockUsage >= 1023. For the main series of tests both values are set to 32

and thus coreBlockNo x coreBlockUsage = 32 x 32 = 1024. This setting fulfils
the criteria that coreSampleLength and coreBlockUsage have a GCD of 1. The
correlator control is setup in such a way that the correlator system ruin will perform 38
correlation cycles and then stop automatically which brings the configuration as close
as possible to the test set-up as previously described in chapter 3.
HW Correlation Plot (50m Coax)

HW Correlation Plot (50m Coax)
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(a) Full CCR Plot

(b) Detailed view of termination response

Figure 5.2: 50m Coaxial cable tested using the HW correlator
The initial tests that were conducted repeated the test series already completed at
Tyndall which utilised the 50Q Coaxial cable as a MUT for a number of different cable
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HW Correlation Plot (100m Coax)

HW Correlation Plot (lOOm Coax)
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(a) Full CCR Plot

(b) Detailed view of termination response

Figure 5.3; 100m Coaxial cable tested using the HW correlator
lengths. The termination impedances applied to the cable ranged from open circuit to
short circuit and included at least a 51Q resistive termination. The CCR plots in figures
5.2, 5.3,5.4, 5.5, 5.6, 5.7 and 5.8 show the results obtained for a 50m, 100m, 150m, 350m,
400m, 450m and 500m section of cable respectively.
HW Correlation Plot (150m Coax)

HW Correlation Plot (150m Coax)
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(b) Detailed view of termination response

Figure 5.4: 150m Coaxial cable tested using the HW correlator
Comparing the results obtained for the 100m and 350m sections with those obtained
in chapter 3.2.1 (figures 3.7 and 3.8) show that a good match exists for the CCR traces.
The observer will notice the differences on the vertical axis scales between the two
test set-ups. This difference is purely due to source scaling of the initial sampled val
ues. In the case of the discrete test set-up which uses the oscilloscope as a capturing
mechanism, all captured values are represented as floating point numbers represent-
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ing the measured sample voltage. These values are typically in the range of —2.0V to
+2.0V. In the case of the hardware correlator set-up these values are the direct repre
sentation of the ADC readings which are represented as integers ranging from —2048
to 2047. These values could be related to actual voltages via the appropriate scaling
factor which is, however, not necessary. The key to the result is always in relation to
the ACR peak which marks the beginning of the CCR plot and thus provides the refer
ence for all other occurrences of peaks in the CCR plot. When re-comparing the results
shown in the relevant plots with the scaling factor taken into consideration, it can be
seen that the results are practically identical.
HW Correlation Plot (SSOm Coax)
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Figure 5.5: 350m Coaxial cable tested using the HW correlator
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(a) Full CCR Plot

(b) Detailed view of termination response

Figure 5.6: 400m Coaxial cable tested using the HW correlator
In the CCR plots for the 50m and 100m sections of coaxial cable it can be observed
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that, besides the main reflection, a secondary reflection with a short circuit tendency
is present. It can also be seen that the distance from the ACR peak to that second
reflection is exactly double that of the main reflection. This is a source reflection of
the original cable termination reflection. The initial test signal travel down the cable
until it gets reflected by a discontinuity

The reflection travels back to the source

where a fraction of the original reflection is again reflected back into the cable. This
second reflection travels a second time to the end of the cable, get reflected again and
reaches the source a second time. Note that the second reflection will always indicate
a short circuit as the open circuit reflection signal gets inverted a second time during
the second reflection.
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Figure 5.7: 450m Coaxial cable tested using the HW correlator
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Figure 5.8: 500m Coaxial cable tested using the HW correlator
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An attenuation plot which compares all results that where obtained in this test se
ries is shown in figure 5.9. This plot combines the open circuit and short circuit results
obtained for all different cable lengths and thus shows the strongest reflection peaks
(OC and SC) for all results in contrast to each other.
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(a) Full CCR Plot

(b) Detailed view of termination response

Figure 5.9: OC and SC response for different length coaxial cable
The results shown in this section exhibit a rather coarse and noise like baseline.
This is due to the un-filtered and non-smoothed representation of the CCR results. As
the results were obtained using a single sample per chip it was decided not to apply
an averaging filter to the results.
The plot shown in figure 5.10 shows a similar set of test result as in figure 5.6. The
only difference that distinguishes the two results from the each other is the number of
correlation cycles that are used to obtain this result. The results in figure 5.10 show a
the reflections captured for a 400m section of coaxial cable which was terminated in
OC and SC. The HW correlator setup was changed to do 200 consecutive correlations
before it stopped. It can be clearly seen that the ACR peak has grown so much that it
overflowed into the negative number range. The correlator implementation used a 25bit data-width for processing the CCR results. This implies that any correlation value
greater then 16777215 = (2^^ — 1) will roll-over and become negative and any value
smaller than —16777216 = —2^"^ will become positive. The results obtained clearly
demonstrate that this overflow condition is not effecting the overall result of the HW
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correlator. Due to the knowledge that the ACR peak has to be positive at all times
it is thus possible to detect the overflow condition and correct the result accordingly.
It should be noted that the termination peak has also grown significantly with the
number of correlation cycles and this is seen as an advantage as it increases the chance
by a test operator of detecting minor changes in the continuity of the cable.
HW Correlation Plot

Figure 5.10: Open and Short Circuit Terminations for 400m Coaxial cable using 200
correlation cycles

5.2

Miscellaneous Testing

Further tests have been conducted which validated the theoretical functionality of
the correlator settings. The main interactions between setting that needed to be val
idated involved the genClkPerSample register, the coreBlockUsage register, the
coreSampleLength register and subsequently the coreBlockNo register. The main

point to prove here is that it is possible to generate a correct CCR provided that the
GCD between coreBlockUsage and coreSampleLength is 1. The easiest way to
change the coreSampleLength value to a number that is not a PRBS length is to
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change the genClkPerSample value to a value that is greater than 0 for example (1).
To keep the total sample length at a reasonable value it was decided to reduce the PRBS
length to a 9-bit PRBS of length 511 chips and set the genClkPerSample register to
1 thus causing the parent PRBS to be transmitted at a rate of two system clock ticks
per chip. Sampling the return refection value from the MUT at one sample per clock
tick thus creates a total sample run sequence length of 1022 samples per PRBS cycle.
The value for the coreBlockUsage register was thus chosen to be 61 to maintain
the criteria that the GCD between coreSampleLength and coreBlockUsage of 1
is met. The resulting number of correlator blocks that were utilised to capture the full
correlation is thus set to coreBlockNo — 17. This results in a total CCR length of
61 x 17 = 1037. It was found that the result for this test was still producing successful
determination of the cable length with the known side effect of pulse spreading and
thus reduced resolution accuracy.
A number of other spot check values for genClkPerSample, the coreBlockUsage,
the coreSampleLength and coreBlockNo have also been tested but no results were
recorded as the outcomes seemed to be consistent in producing correct results.

5.3

Results Conclusion

The full test series conducted using the HW correlator produced CCR fault response
with accurate estimates of fault distance. These results clearly showed that the HW
system designed is capable of producing accurate CCR results directly for the MUT.
A possible problem identified during the test phase was the effort required to visu
alises the CCR results as the data format that originates from the HW correlator is not
optimised. Also the speed limitation of retrieving the correlated result from the HW
correlator would require some optimisation as a Low speed RS-232 connection carry
ing a ASCII data stream is not the most efficient method of data communication.
It would thus be an advancement for demonstration purposes to upgrade the HW
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correlator with high speed data link and a graphical user interface (GUI) which can
visualise all data at a glance and save it at the same time.
Two Papers describing the correlator design and its successful validation have been
written and were accepted by IEEE sponsored conferences. The first paper was pub
lished at the Ph.D. Research in Microelectronics &c Electronics (PRIME) conference 2010
in Berlin, Germany [23] and was awarded the Gold Leaf Certificate. The second Paper
was submitted to and accepted by the IEEE International SoC Conference (SOCC) 2010
St

Las Vegas, USA [24]. Unfortunately this paper remained unpublished due to a lack

of funding.
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Chapter 6
Conclusions
The overall work carried out during this masters research project was focused on two
main tasks: the validation of the PRBS cable fault finding method through testing and
the design of a high speed hardware correlator that is capable of correlating the stim
ulated response from a MUT in real time. Both parts of the work produced fruitful
results that indicate that both the method of test and the designed hardware are up to
their task.
The test data obtained at the Tyndall National Institute for the Coaxial cable pro
duced clear results indicating that a discontinuity existed in the cable. These results
showed some minor influence through the usage of the test equipment itself but the
overall effect was minimal with the main result indicating a discontinuity on the ca
ble. The localisation of the point of discontinuity or the mismatched termination in
a cable is possible with reasonable accuracy. The test results obtained form the SWA
cable exhibited similar fault behaviour to that of the coaxial cable. However it was
obvious that these results required a little more care to process them in the right way.
It was found that the cable topology influenced the results in a significant manner. A
number of dependencies were identified that could improve the results obtained from
the SWA cable and thus made it possible to obtain useful fault information. Applying
the knowledge gained on how to obtain good results made it possible to locate and
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identify a fault in the cable.
The Hardware correlator produced accurate results and it has been shown that it
produces the desired correlation fault response despite it rather complicated architec
ture. The near instantaneous correlation processing capability that the hardware cor
relator produces though combination of all aspect of the correlation method such as
test signal generation and fault response capturing together with the hardware corre
lation core opens a new approach to testing and possibly many other engineering dis
ciplines which employ PN sequences. The designed hardware offers a large number
of features to allow adaptation for a multitude of different applications of the method.
Customised implementation of the hardware core design allows the final system to be
optimised for physical area and power consumption with a correlation speed penalty
or alternately to be optimised for speed of correlation by utilising more resources in an
FPGA or ASIC design. Further parameters allow the sizing of the implementation to
accommodate the maximum required PRBS length which is optimised for the required
MUT.
The hardware correlator was finally tested and its functionality validated in two
particular areas. The first part was the functional validation of the system and its abil
ity to reproduce the results that had been obtained previously at Tyndall as part of
the PRBS method proof of concept. This validation was limited to the reproduction of
the results of the coaxial cable which matched up very well with those obtained previ
ously. The second part of the validation proves was focused on the functionality of the
hardware correlator to prove that the theory of operation of the correlator system de
sign was correct and to insure that the set-up guidelines would always produce valid
correlation results. The validation of the theoretical system design was successful and
provided additional information on correlator core improvements.
A number of ideas were encountered that could extend the potential functionality
of the correlator system core further bringing additional benefits to system usage. The
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accuracy of the current system is dependent on the clock speed of the correlator core
and the sampling frequency of ADC. An increase of the core operational frequency
and that of the ADC is associated with using state of the art manufacturing processes
which are in turn associated with higher production costs. In the case of the ADC it is
also associated with higher current consumption and loss of accuracy. The basic theory
of the PRBS method for testing and fault localisation implies that the resolution accu
racy is proportional to chip rate of the parent PRBS and the number of samples that
are captured during a single chip interval. The initial improvement here is to apply an
under-sampling technique that does not capture every sample required at a given chip
rate, but to skip samples in a similar manner as is done already between the capture
block and the correlator core block in the hardware correlator. This approach, how
ever, still requires an increased chip rate for the parent PRBS, but allows the sampling
circuit and the hardware correlator core to run at a significantly lower frequency. The
data loss due to the under-sampling is considered to be minor as the PRBS is a repeat
ing function which regenerates the "lost" data over and over again and which can be
captured in successive cycles. The increase in the chip rate for the parent PRBS is tech
nically relatively simple compared to an increase in the sampling capture speed. The
only technical challenge for the under-sampling process is the low jitter clock that is
required for the sampling circuit to match the sampling of the response data accurately
to the parent PRBS chip rate.
A second improvement is a theoretical approach whereby an improvement is en
visaged through sampling using a parent PRBS with multiple samples per chip. A pN
sequence that is correlated with more than one sample per chip suffers from the pulse
spreading effect. Because of the deterministic behaviour of the pulse spreading effect
as observed around the ACR peak, a mathematical solution exists as a from of equal
isation correction which is able to reduce or remove the spreading and recover the
original ACR peak. The CCR method as applied to the parent PRBS is used to recover
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data from a signal that is transmitted using spread spectrum techniques. The key to
the de-spreading of the ACR pulse can be found in the frequency domain of the par
ent PRBS. The frequency spectrum of the parent PRBS follows a discreet version of the
envelop where x = ^ and N is the length of the parent PRBS and y ^ l,2,3,...,oo.
A PRBS sequence sampled at 2 samples per chip would in theory require a frequency
spectrum that would fit

where * =

Thus if a pre-gain filter is applied to the

captured sampled data that conditions

to

it may be possible to reduce the

spreading in the CCR plot and thus increasing accuracy
If both proposed improvements are combined together, it should be possible to
build a hardware correlator that is capable of testing very short sections of cable and
even PCB tracks for fault conditions and impedance continuity.
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Appendix A
Hardware Correlator Manual
Correlator Register Mapping
The following map summarizes the register in the hardware correlator.
Address
Function
Register Name
(Hex)
0x000
version
This register reflects the Version of the IP
This register contain implementation spe
0x004
hardwareConfig
cific Data
The following register are related to the correlator core
This register reflects the status of the Corre
0x008
coreStatus
lation IP
This register allows a independent control
OxOOC
coreControl
of the Correlation IP
0x010
coreConfig
This register configures the Correlation IP
This register sets the number of samples in
0x014
coreSampleLength
the sequence
This number sets ram cells used in each
0x018
coreBlockUsage
block
This number sets the number of blocks
OxOlC
coreBlockNo
used in the system
0x020
coreCycleCount
This number can be used to limit the no of
0x024
coreCycles
Correlation cycles
The following registers are related to the entire system
This register is used to control the IP as a
0x028
systemControl
overall system
The following registers are related to the PRBS generating core
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Address
(Hex)

Register Name

Function

This register reflects the status of the PRBS
generator
This register allows independent control of
0x030
genControl
the PRBS generator block
This register contains the seed that is
0x034
genSeed
preloaded into the LFSR
This register contains the cycleig PRBS
0x038
genTap
code
This register reads the current state of the
0x03C
genLfsrRaw
LFSR feeding the DAC
This register reads the current state of the
0x040
genLfsrInt
LFSR feeding the correlation core
This register contains the value passed to
0x044
genMaxDac
the DAC for a logic '1'
This register contains the value passed to
0x048
genMinDac
the DAC for a logic 'O'
This register contains a delay used to posi
0x04C
genDelay
tion the ACR in the result
This register is used to determine how
0x050
genClkPerSample
many system clock cycles are needed to ad
vance the PRBS generator
The following register are used to control a collective read out of the corre
lated result
This register controls the result register
0x054
readoutControl
readout
This register contains the configuration bits
0x058
readoutConfig
for the read out mechanisem
This register contains the maximum num
0x05C
readoutNoBlock
ber of blocks to be read back.
This register can limit the number of ram
0x060
readoutLocations
locations per block to be used in a readout
This register can be used to define the max
0x064
readoutMaxAddr
imum address that is to be read back.
This register contains the minimum ad
0x068
readoutMinAddr
dress to be read back.
0x02C

genStatus
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Detailed register description
Version Register

0x000
31

version
30

RO

[31:0]
29

•

2

OxDEAFBEED
1

0

[31:0]

This register contains the version number of the device. It is purely used to identify
the device in a processor attached system by some driver software.
Vendor identification Register

0x004

hardwareConfig

31

30

29

23

22

21

15

14

13

7

6

5

[31:0]
28
27
ADDRWIDTH
20
19
DATAWIDTH
12
11
NOBLOCKS
4
3
BLOCKWIDTH

RO

OxXXXXXXXX

26

25

24

18

17

16

10

9

8

2

1

0

This register contains the four main configuration parameters of the design as set at
synthesis time.
The Parameters can be interpreted as follows:
• ADDRWIDTH - This number represents the number of bits used to reference a
Correlator block and the rams cells within that block. Set the Bit at the position of
ADDRWIDTH in a memory access address to T' to gain access to all ram location
within the correlator. This value is referenced as ADW in this document.
• DATAWIDTH - This value indicates the bit width of the Correlator processor.
Since values are represented in 2's complement, it should be noted that the bit in
the Read data located at bit position (DATAWIDTH -1) is the sign bit and should
be used to determine wither a number is negative or positive.
• NOBLOCKS - This parameter indicates the total number of Correlation Blocks
in the system. The number of Blocks is
. This value is referenced as
BN in this document.
• BLOCKWIDTH - This number indicates the number of Correlation ram cells in
each Correlation Block. The number of ram cells is
. This value is
referenced as BW in this document.
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Core Status Register

0x008

coreStatus

RW

[8:0]

0x00000000

15

14

13

12

11

10

9

8

-

-

-

-

-

-

-

systemBusy

7

6

5

4

3

2

1

0

capFinishing

capRunning

corrMemRst

capMemRst

capStoped

capStarted

corrDone

corrStarted

The Core status register can be read to find out the current status of the correlation IP
core. All bits will remain set until cleared by software unless stated otherwise. To clear
a bit a logic 1' must be written to its bit location.
• systemBusy - This bit reflects the current state of the correlation core and indi
cates when set that some part of the correlator core is still active! When set it is
not possible to restart the correlation process. This bit will reset itself.
• capFinishing - This bit indicates that the overall correlation process is finishing,

but there is still unprocessed data in the capturing block. This bit is zero during
normal operation of the final correlation for data and does not require software
reset.
• capRunning - This bit indicates that raw data from the Adc is currently captured

and correlated simulationsly. This bit does not require a software reset.
• corrMemRst - This bit indicates that the correlation ram cell where set to clear to

zero since last reset.
• capMemRst - This bit This bit indicated the the capturing memory was instructed
to reset itself to zero since this bit was last reset.
• capStoped - This bit indicates that the capturing block was instructed to stop
when the current full PRBS capturing cycle has finished since last reset. See
capFinishing and capRunning for the current state of the capture block.
• capStarted - This bit indicates that a new correlation has started since the last
time it was reset. The current activity state of the capture block is reflected by the
capFinishing and capRunning bits in this register
• corrDone - This bit indicates that a done/start next correlation block signal was
passed between any of the correlator blocks since last reset.
• corrStarted - This bit indicates that since last reset the first correlator block was
instructed to accept a new piece of data to be correlated.
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Core Control Register

OxOOC
7
-

6
-

WO

[3:0]

coreControl
5
-

4
-

0x00000000

3

2

1

0

corrMemRst

capMemRst

capStop

capStart

This is the control register for the core capture and correlation blocks of this IP. If these
controls are used, no guarantee is given that the correlator IP will function correctly.
These functions are dependent on the PRBS Generator block and the actual data input.
• corrMemRst - This bit will instruct the memory in correlator blocks to reset to

zero if the correlator block is not in a running mode. Check the systemBusy flag
in the coreStatus register.
• capMemRst - This bit will instruct the capture memory to reset if the capture

block is not running. Check the cap Running flag in the coreStatus register.
• capStop - This bit instructs the capture block to stop capturing new data at the

end of the current full PRBS sequence provided that is is running in the first place.
• capStart - This bit instructs the capture Block to start capturing immediately.

The capture block will in turn start the correlator blocks and keeps running in
definitely until stopped by setting the capStop bit in this register.
Core Configuration Register

0x010
7
-

coreConfig
6
-

5
-

4
-

3
-

0x00000000

RW

[1:0]
2
-

1

0

capSState

oddEven

This register allows the configuration of the IP core. The bits in this register are un
buffered and should not be changed during core operation.
• caps State - The core start state, is currently not fully implemented and should

be zero. Writing a one to this bit location will result in indeterminate behavior of
the capture core..
• oddEven - The odd/even function allows the usage of the core with a even num

ber of samples. Due to the nature of a pN-sequence, it is usually an odd sequence
number. If however the samples are even due to sampling at twice the pN chip
time it is nessecary to use the even function by writing a logic to this location.
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Total Sample Length to process Register

0x014

coreSampleLength

ADW-1

ADW-2

[ADW-1:0]
•

ADW-3

OxOOOOOSFE

RW

2

1

0

(ADW -1:0]

The value in this register determines the wraparound of the samples to be captured for
a given PRBS sequence. This value my NOT be changed during operation and needs
to be set to (N - 1).
ADW is set at synthesis time and equals BW + BN.
Number of Ram cells to be used per Block Register

0x018
BW-1

coreBlockUsage
BW-2

BW-3

[BW-1:0]
•

OxOOOOOOlF

RW
2

1

0

[BW -1:0]

The value in this register determines the number of ram cells per correlation block that
is being used. This value M must have a greatest common divider of 1 dividing the
number of samples N as captured for a given pN sequence length. Note that this value
may not be changed at run time and must be written as (M - 1).
BW is set at synthesis time and has a standard value of 8.
Number of correlation blocks to be used Register

OxOlC
BN-1

coreBlockNo
BN-2

BN-3

•

•

OxOOOOOOlF

RW

[BN-1:0]
2

1

0

(BN -1:0]

This value specifies the number of correlation blocks that are to be used during the
correlation process. To achieve a full sequence length correlation this value, 'X', must
be set so that M * X >= N. If X is smaller, only a part of the full sequence will be
correlated. Note that this value may not be changed at run time and must be written
as (X-1).
BN is set at S5mthesis time and has a standard value of 6.
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Count of correlation cycles captured Register
0x020
9

coreCycleCount
8

RO

[9:0]

0x00000000

2

7

0

1

[9:0]

When using the system control function this register will track the number of cycles
correlated since last started.
Autostop correlation cycle count Register
0x024
9

I coreCycle
8

•

7

OxOOOOOOOA

RW

[9:0]
2

1

0

[9:0]

When using the system control auto run function, the number in this register will de
termine the number of correlation cycles to be captured
System Control Register
0x028
7
-

systemControl
6
-

WO

[3:0]
5
-

4
“

3
resetAll

2
stopinf

0x00000000

1
startinf

0
autoRun

The system control register allows the control of the complete system and may be
used to get full correlation results. Note that the following registers must be pre
programed for the correlation to be successful: coreConfig, coreSampleLength, coreBlockUsage, coreBlockNo, coreCycle, genSeed genTap, genMaxDac, genMinDac, genDelay and genClkPerSample. For further reference refer to the register description. On
reset the default PRBS of 1023 chips is pre-setup and ready to run.
• reset All - This bit will stop the core and make sure all functions will return to the
idle stage in the fastest manner. Monitor the coreStatus systemBusy bit to check
the completion of this operation.
• stopinf - This bit will initialise the correct stopping sequence for the system. This
means that when the current PRBS sequence is captured fully then all correlation
is finished. Monitor the coreStatus systemBusy flag to check if the correlation has
completed.
• startinf - When set to one, this bit will start the PRBS generator and correlator
in the correct sequence and will correlate indefinitely until stopped using the
stopinf bit in this register.
• autoRun - When set to one this bit will run the correct correlation of the PRBS se
quence pre-programed in the PRBG generator register and repeat it the number
of time specified in the coreCycle register.
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PRBS Generator Status Register
0x02C
7
preload

genStatus
6
systemStarted

0x00000000

RW

[7:0]
5

4

3

2

1

0

intStoped

rawStoped

intRunning

rawRunning

intStarted

rawStarted

The PRBS status register contains the status of the actual PRBS generation units (LFSR).
The int... status refers to the Generator core which produces the PRBS used to drive the
correlation blocks and the raw... status refers to the PRBS generator driving the DAC.
The bits must be reset by software by writing a logic T' to the bit location unless stated
otherwise.
• preload - This bit states that both LFSR have been preloaded with the seed value
in the genSeed register since last reset. This means that both generators have the
same starting point.
• systemStarted - This bit indicates that the PRBS generator unit has been started
as a block since the last reset. This means that the int generator has been started a
delay of clock ticks started in the genDelay register after the raw data generator.
This is necessary to offset the ACR in the correlated result.
• intStoped - This bit indicates that the internal PRBS generator was stopped since
this bit was last cleared.
• rawStoped - This bit indicates that the raw data generator was stopped since this
bit was last reset.
• intRunning - This bit indicates that the internal PRBS generator is currently run
ning. This bit represents the current state reading and cannot be cleared by soft
ware.
• rawRunning - This bit indicates that the raw data generator is currently running.
This bit represents the current state reading and cannot be cleared by software.
• intStarted - This bit indicates that the internal PRBS generator was instructed to
start since it was last cleared.
• rawStarted - This bit indicates that the raw data generator was instructed to start
since it was last cleared.
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PRBS Generator Control Register

0x030
7
-

genControl
6
-

0x00000000

WO

[5:0]
5

4

3

2

1

0

preload

startSystem

stopint

stopRaw

startint

StartRaw

The bits in this register can be used to control the PRBS generators independent of the
overall system. They allow full control of the generators.
• preload - this bit will cause the seed Register to be transfer into the LFSR and is

used synchronize the internal and raw PRBS generators.
• startSystem - This will start both PRBS generators. The internal generator will

start with a delay specified in the genDelay register to account for the DAC/ ADC
round trip delay.
• stopint - Setting this bit will stop the internal PRBS generator immediately.
• stopRaw - Setting this bit will stop the raw output PRBS generator immediately.
• startint - On writing a one to this bit, the internal PRBS generator will start run

ning indefinitely until stopped using the stopint bit in this register.
• startRaw - On writing a one to this bit, the raw data PRBS generator driving the

DAC will start operation until stopped by writing a one to the stopRaw bit in the
register.
Preload LFSR seed Register

0x034
31

[31:0]

genSeed
30

•

29

0x00000001

RW
2

1

0

[31:0]

This register contains the seed value for the PRBS generators. It is loaded into the
LFSRs using the preload bit in the genControl register.
PRBS generating taps Register

0x038
31

genTap
30

29

•

•
[31:0]
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0x00000240

RW

[31:0]
2

1

0

This register contains the actual PRBS generating polynomial. The taps are given by a
logic T' in the appropriate bit positions. The polynomial has to be LSB aligned where
the highest order part of that polynomial will determine the maximum length of the
sequence. This is a full 32 bit register and can produce PRBS sequences of length up to
2"32 - 1 if programmed correctly.
State of LFSR feeding DAC Register

0x03C
31

30

•

29

0x00000000

RO

[31:0]

genLfsrRaw

2

0

1

[31:0]

This register reflects the current state of the LFSR of the raw data PRBS generator.
State of LFSR feeding correlator Register

0x040
31

30

RO

[31:0]

genLfsrInt

2

29

0x00000000
0

1

[31:0]

This register reflects the current state of the LFSR of the internal PRBS generator.
DAC logic 1 value Register

0x044
9

genMaxDac
8

[9:0]
7

•

OxOOOOOlFF

RW
2

1

0

[9:0]

The logic values of the raw data PRBS generator are converted into 10-bit values that
are transmitted to the DAC converter. The value in this register will be used to repre
sent a logic 1' in the raw PRBS sequence. The amplitude of the PRBS sequence can be
controlled in combination with the value genMinDac register.
DAC logic 0 value Register

0x048
9

genMinDac
8

7

•

0x00000200

RW

[9:0]
2

1

0

[9:0]

The logic values of the raw data PRBS generator are converted into 10-bit values that
are transmitted to the DAC converter. The value in this register will be used to repre
sent a logic 'O' in the raw PRBS sequence. The amplitude of the PRBS sequence can be
controlled in combination with the value genMaxDac register.
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Generating delay between PRBS generators Register

0x04C
31

[31:0]

genDelay
30

29

2

•

0x00000001

RW

0

1

[31:0]

This register contains a value that is used as a clock cycle count delay between starting
the raw data PRBS generator and the internal PRBS generator. This value is used in
conjunction with the startSystem bit in the genControl registem and the start function
in the system control register.
Clock cycles per PRBS sample Register

0x050
31

genC IkPerSamp le
30

29

2

•

0x00000000

RW

[31:0]

0

1

[31:0]

This register can be used to reduce the speed at which the PRBS generator advances.
If set to 0 the PRBS generator advances with every system clock tick or else each PRBS
chip will be held for X + 1 system clock cycles.
ReadoutControl Register

0x054

[1:0]

readoutControl

WO

0x00000000

7

6

5

4

3

2

1

0

-

-

-

-

-

-

readConf

readAll

The readout Control unit allows the user to read the correlated results in bulk out of
the correlator block memories. The readout will push all data in the memory onto the
internal data bus. To control the readout see also; readoutConfig, readoutNoBlock,
readoutLocations, readoutMaxAddr, readoutMaxAddr and readoutMinAddr
• readConf - when this bit is set, a readout is conducted according to the configu

ration in the readoutConfig register.
• readAll - when this bit is set to one, a complete readout of all memory locations

in the correlation blocks is done. The only readoutControl that has an effect on
this mode is the up/down bit.
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ReadoutConfiguration Register

0x058
7
-

readoutConfig
5
6
-

[2:0]
4
-

3
-

RW
2
useMax/Min

0x00000000
0
1

useBoundry

up/down

The bit in this register controls the readout function and determines the way the read
out is controlled in the system.
• useMax/Min - when this bit is set to logic one, the readoutMaxAddr and read-

outMinAddr register are used to determine a subset of the correlated data to be
readout. When reset to zero, the smallest address is zero and the maximum ad
dress is the last address in the last correlation block, unless the useBoundry bit is
set.
• useBoundry - when set to one the readoutNoBlock and readoutLocations are

used to create a subset of blocks and ram cells in the blocks which get read back
to avoid the reading of unused ram cells in the correlation block and the reading
of unused correlation blocks. When reset to zero, all ram cells in each block are
read back unless limited by the useMax/Min bit.
• up/down - this bit determines the reading direction of the correlated result. When

reset to zero normal up counting of the address range in the address space is used.
When the Max/Min function is used counting starts at the address in the readoutMinAddr register and ends at the address given in the readoutMaxAddr or
else it starts at address 0 and ends at the maximum permissible given in either
by having read all memory locations or the value resulting from the useBoundry
bit.
When this bit is set to one, the addresses are readout in a down counting man
ner. When the Max/Min address function is used counting starts at the address
given in the readoutMaxAddr register and will stop at the address given in the
readoutMinAddr register or else the starting address is the maximum permissi
ble address and the finishing address is the 0.
Number of blocks to read Register

0x05C
BN-1

readoutNoBlock
BN-3
BN-2

[BN-1:0]
•

RW
2

OxOOOOOOlF
0
1

[BN -1:0]

This register contains the number of blocks that are to be readout when using the use
Boundry function. The count of the correlation blocks will always start at or end at
block # 0 and will count X + 1 block from and including block 0. To exclude blocks
with a lower order number the readoutMinAddr register is used together with the
Max/Min function.
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Number of Ram Cells per Block

0x060
BW-1

readoutLocations
BW-2

•

BW-3

OxOOOOOOlF

RW

[BW-1:0]
2

1

0

[BW -1:0]

This register contains the number of ram cell per block to be readout of the correla
tion blocks when using the useBoundry function. The number of ram cells given in
this register always start counting at ram location 0 in each block and advance to the
maximum number given in this register.
Maximum read Address Register

0x064

readoutMaxAddr

ADW-1

ADW-2

[ADW-1:0]

ADW-3

OxOOOOOSFF

RW

2

1

0

[ADW -1:0)

The value in this register is used as the maximum correlation system address when
reading the data with the readout Max/Min function active. The address in this reg
ister is dependent on the number of ram cells per correlation block given by address
bit width BW at synthesis time and the address bit width of the number of correla
tion blocks BN given at synthesis time.The address [ADW-1:0] is composed as follows
{[BN-1:0], [BW-1:0]}.
Note that to avoid indeterminate behaviour readoutMaxAddr should be greater
then readoutMinAddr.
Minimum read Address Register

0x068

readoutMinAddr

ADW-1

ADW-2

[ADW-1:0]

ADW-3

2

0x00000000

RW
1

0

[ADW -1:0]

The value in this register is used as the minimum correlation system address when
reading the data with the readout Max/Min function active. The address in this reg
ister is dependent on the number of ram cells per correlation block given by address
bit width BW at synthesis time and the address bit width of the number of correlation
blocks BN given at synthesis time. The address [ADW-1:0] is composed as follows
{[BN-1:0], [BW-1:0]}.
Note to avoid indeterminate behaviour readoutMinAddr should be smaller then
readoutMaxAddr.
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